SLUSBU9H March   2014  – June 2021 BQ2970 , BQ2971 , BQ2972 , BQ2973

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1. 6.1 Pin Descriptions
      1. 6.1.1 Supply Input: BAT
      2. 6.1.2 Cell Negative Connection: VSS
      3. 6.1.3 Voltage Sense Node: V–
      4. 6.1.4 Discharge FET Gate Drive Output: DOUT
      5. 6.1.5 Charge FET Gate Drive Output: COUT
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 DC Characteristics
    6. 7.6 Programmable Fault Detection Thresholds
    7. 7.7 Programmable Fault Detection Timer Ranges
    8. 7.8 Typical Characteristics
  8. 8 Parameter Measurement Information
    1. 8.1 Timing Charts
    2. 8.2 Test Circuits
    3. 8.3 Test Circuit Diagrams
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
    4. 9.4 Device Functional Modes
      1. 9.4.1 Normal Operation
      2. 9.4.2 Overcharge Status
      3. 9.4.3 Over-Discharge Status
      4. 9.4.4 Discharge Overcurrent Status (Discharge Overcurrent, Load Short-Circuit)
      5. 9.4.5 Charge Overcurrent Status
      6. 9.4.6 0-V Charging Function Enabled
      7. 9.4.7 0-V Charging Inhibit Function
      8. 9.4.8 Delay Circuit
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Performance Plots
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Related Documentation
    2. 13.2 Support Resources
    3. 13.3 Trademarks
    4. 13.4 Electrostatic Discharge Caution
    5. 13.5 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9.4.4 Discharge Overcurrent Status (Discharge Overcurrent, Load Short-Circuit)

When a battery is in normal operation and the V– pin is equal to or higher than the discharge overcurrent threshold for a time greater than the discharge overcurrent detection delay, the DOUT pin is pulled low to turn OFF the discharge FET and prevent further discharge of the battery. This is known as the discharge overcurrent status. In the discharge overcurrent status, the V– and VSS pins are connected by a constant current sink IV–S. When this occurs and a load is connected, the V– pin is at BAT potential. If the load is disconnected, the V– pin goes to VSS (BAT/2) potential.

This device detects the status when the impedance between Pack+ and Pack– (see Figure 26) increases and is equal to the impedance that enables the voltage at the V– pin to return to BAT – 1 V or lower. The discharge overcurrent status is restored to the normal status.

Alternatively, by connecting the charger to the system, the device returns to normal status from discharge overcurrent detection status, because the voltage at the V– pin drops to BAT – 1 V or lower.

The resistance RV–D between V– and BAT is not connected in the discharge overcurrent detection status.