SLPS585 March 2016
PRODUCTION DATA.
Refer to the PDF data sheet for device specific package drawings
NOTE
Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.
The Power Stage bq500101 is a highly optimized design for wireless power transmitter applications using NexFET devices with a 5-V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver device integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, Safe Operating Area and normalized graphs allow engineers to predict the product performance in the actual application.
VIN = 10 V | VDD = 5 V | |
ƒSW = 130 kHz | LSW = 6 µH | Duty Cycle = 50% |
VIN = 10 V | VDD = 5 V | |
ƒSW = 130 kHz | LSW = 6 µH | Duty Cycle = 50% |
VIN = 10 V | VDD = 5 V | |
ISW = 5 A | LSW = 6 µH | Duty Cycle = 50% |
VIN = 10 V | VDD = 5 V | ISW = 5 A | ||
ƒSW = 130 kHz | Duty Cycle = 50% |
VIN = 10 V | VDD = 5 V | |
ƒSW = 130 kHz | LSW = 6 µH | Duty Cycle = 50% |
VIN = 10 V | VDD = 5 V | |
ƒSW = 130 kHz | LSW = 6 µH | Duty Cycle = 50% |
ISW = 5 A | VDD = 5 V | |
ƒSW = 130 kHz | LSW = 6 µH | Duty Cycle = 50% |
MOSFET centric parameters such as ON-resistance and gate charges are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 3 plots the power loss of the bq500101 as a function of load current. This curve is measured by configuring and running the bq500101 as the circuit shown in Figure 10. The measured power loss is the bq500101 device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.
The power loss curve in Figure 3 is measured at the maximum recommended junction temperature of
TJ = 125°C under isothermal test conditions.
The SOA curves in the bq500101 datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 5 and Figure 6 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1-oz. copper thickness.
The normalized curves in the bq500101 data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.
The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example below). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.
Operating Conditions: Output Current (lSW) = 9 A, Input Voltage (VIN ) = 8 V, Switching Frequency (ƒSW) = 300 kHz, Output Inductor (LSW) = 5 µH, Duty Cycle = 50%.
In the design example above, the estimated power loss of the bq500101 would increase to 1.89 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 0.5°C. Figure 11 graphically shows how the SOA curve would be adjusted accordingly.
In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 0.5°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.