Refer to the PDF data sheet for device specific package drawings
The CD74AC109-Q1 device contains two independent J-K positive edge triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs that meets the setup-time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. The device is qualified for automotive applications.
PART NUMBER | PACKAGE(1) | BODY SIZE(2) |
---|---|---|
CDx4AC109 | D (SOIC, 16) | 9.90mm x 3.90mm |
N (PDIP, 16) | 19.3mm x 6.35mm | |
J (CDIP, 16) | 19.56mm x 6.92mm |