SNAS833A
November 2021 – May 2022
CDCDB400
PRODUCTION DATA
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Timing Requirements
6.7
Typical Characteristics
7
Parameter Measurement Information
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
Fail-Safe Input
8.3.2
Output Enable Control
8.3.3
SMBus
8.3.3.1
SMBus Address Assignment
8.4
Device Functional Modes
8.4.1
CKPWRGD_PD# Function
8.4.2
OE[3:0]# and SMBus Output Enables
8.4.3
Output Slew Rate Control
8.4.4
Output Impedance Control
8.5
Programming
8.6
Register Maps
8.6.1
CDCDB400 Registers
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.2.1
Output Enable Control Method
9.2.2.2
SMBus Address
9.2.3
Application Curves
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Examples
12
Device and Documentation Support
12.1
Device Support
12.1.1
TICS Pro
12.2
Receiving Notification of Documentation Updates
12.3
Support Resources
12.4
Trademarks
12.5
Electrostatic Discharge Caution
12.6
Glossary
13
Mechanical, Packaging, and Orderable Information
Package Options
Mechanical Data (Package|Pins)
RHB|32
MPQF130D
Thermal pad, mechanical data (Package|Pins)
RHB|32
QFND029X
Orderable Information
snas833a_oa
snas833a_pm
6.3
Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
V
DD
IO, Core supply voltage
3
3.3
3.6
V
V
DD_R
Input supply voltage
3
3.3
3.6
V
T
A
Ambient temperature
−40
105
°C