SNAS852 june 2023 CDCE6214Q1TM
PRODUCTION DATA
The output enable functionality allows the user to enable or disable all or a specific output buffer. The bypass copy on OUT0 is excluded from the global output enable signal. When an output is disabled, the signal drives a configurable mute-state. When the serial interface is deactivated, one can use all individual output enable signals at the same time. The individual output enable signal controls the respective output channel integer divider to gate the clock, therefore each integer divider must be active.
The individual output enable signal enables and disables the respective output in a deterministic way. Therefore the high and low level of the signal is qualified by counting four cycles of the respective output clock.
REGISTER BIT ADDRESS | REGISTER BIT FIELD NAME | DESCRIPTION |
---|---|---|
R0[14] | PDN_INPUT_SEL | Configures PDN pin as PDN or SYNCN |
R0[5] | SYNC | Generates SYNC signal through serial interface |
R57[9], R63[9], R68[9], R73[9] | CH1_GLITCHLESS_EN, CH2_GLITCHLESS_EN, CH3_GLITCHLESS_EN, CH4_GLITCHLESS_EN | Enables Glitchless switching for OUT1/OUT2/OUT3/OUT4 |
R57[3], R63[3], R68[3], R73[3] | CH1_SYNC_EN, CH2_SYNC_EN, CH3_SYNC_EN, CH4_SYNC_EN | Enables SYNC for OUT1/OUT2/OUT3/OUT4 |
R57[1], R63[1], R68[1], R73[1] | CH1_MUTESEL, CH2_MUTESEL, CH3_MUTESEL, CH4_MUTESEL | Sets Output level when mute on OUT1/OUT2/OUT3/OUT4 |
R57[0], R63[0], R68[0], R73[0] | CH1_MUTE, CH2_MUTE, CH3_MUTE, CH4_MUTE | Mutes output on OUT1/OUT2/OUT3/OUT4 |