SNVS801B April   2012  – January 2016 DAC101C081 , DAC101C081Q , DAC101C085

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 AC and Timing Characteristics
    7. 8.7 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 DAC Section
      2. 9.3.2 Output Amplifier
      3. 9.3.3 Reference Voltage
      4. 9.3.4 Power-On Reset
      5. 9.3.5 Simultaneous Reset
      6. 9.3.6 Additional Timing Information: toutz
    4. 9.4 Device Functional Modes
      1. 9.4.1 Power-Down Modes
    5. 9.5 Programming
      1. 9.5.1 Serial Interface
      2. 9.5.2 Basic I2C™ Protocol
      3. 9.5.3 Standard-Fast Mode
      4. 9.5.4 High-Speed (Hs) Mode
      5. 9.5.5 I2C Slave (Hardware) Address
      6. 9.5.6 Writing to the DAC Register
      7. 9.5.7 Reading from the DAC Register
    6. 9.6 Registers
      1. 9.6.1 DAC Register
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Bipolar Operation
      2. 10.1.2 DSP/Microprocessor Interfacing
        1. 10.1.2.1 Interfacing to the 2-wire Bus
        2. 10.1.2.2 Interfacing to a Hs-mode Bus
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
  11. 11Power Supply Recommendations
    1. 11.1 Using References as Power Supplies
      1. 11.1.1 LM4132
      2. 11.1.2 LM4050
      3. 11.1.3 LP3985
      4. 11.1.4 LP2980
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Device Nomenclature
        1. 13.1.1.1 Specification Definitions
    2. 13.2 Related Links
    3. 13.3 Community Resources
    4. 13.4 Trademarks
    5. 13.5 Electrostatic Discharge Caution
    6. 13.6 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(5)
MIN MAX UNIT
Supply voltage, VA −0.3 6.5 V
Voltage on any input pin −0.3 6.5 V
Input current at any pin(3) ±10 mA
Package input current(3) ±20 mA
Power consumption at TA = 25°C See (4)
Operating junction temperature 150 °C
Storage temperature, Tstg −65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are measured with respect to GND = 0 V, unless otherwise specified.
(3) When the input voltage at any pin exceeds 5.5 V or is less than GND, the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
(4) The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula PDMAX = (TJmax − TA) / θJA. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).
(5) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

8.2 ESD Ratings

VALUE UNIT
DAC081C081 in NGF Package
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 All pins except 2 and 3 ±2500 V
Pins 2 and 3 ±5000
Charged-device model (CDM), per JEDEC specification JESD22-C101 All pins except 2 and 3 ±1000
Pins 2 and 3 ±1000
Machine model (MM) All pins except 2 and 3 ±250
Pins 2 and 3 ±350
DAC081C081 in DDC Package
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 All pins except 4 and 5 ±2500 V
Pins 4 and 5 ±5000
Charged-device model (CDM), per JEDEC specification JESD22-C101 All pins except 4 and 5 ±1000
Pins 4 and 5 ±1000
Machine model (MM) All pins except 4 and 5 ±250
Pins 4 and 5 ±350
DAC081C085 in DGK Package
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 All pins except 3 and 4 ±2500 V
Pins 3 and 4 ±5000
Charged-device model (CDM), per JEDEC specification JESD22-C101 All pins except 3 and 4 ±1000
Pins 3 and 4 ±1000
Machine model (MM) All pins except 3 and 4 ±250
Pins 3 and 4 ±350

8.3 Recommended Operating Conditions

See (1)
MIN NOM MAX UNIT
Operating temperature range −40 TA 125 °C
Supply voltage, VA 2.7 5.5 V
Reference voltage, VREFIN 1 VA V
Digital input voltage(2)(3) 0 5.5 V
Output load 0 1500 pF
(1) All voltages are measured with respect to GND = 0 V, unless otherwise specified.
(2) The inputs are protected as shown below. Input voltage magnitudes up to 5.5 V, regardless of VA, will not cause errors in the conversion result. For example, if VA is 3 V, the digital input pins can be driven with a 5 V logic device.

8.4 Thermal Information

THERMAL METRIC(1)(2)(3) DAC101C081 DAC101C081, DAC101C081Q DAC101C085 UNIT
DDC (SOT) NGF (WSON) DGK (VSSOP)
6 PINS 6 PINS 8 PINS
RθJA Junction-to-ambient thermal resistance 250 190 240 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
(2) Soldering process must comply with Reflow Temperature Profile specifications. Refer to www.ti.com/packaging.
(3) Reflow temperature profiles are different for lead-free packages.

8.5 Electrical Characteristics

The following specifications apply for VA = 2.7 V to 5.5 V, VREF = VA, CL = 200 pF to GND, input code range 12 to 1011. All Maximum and Minimum limits apply for TMIN ≤ TA ≤ TMAX and all Typical limits are at TA = 25°C (unless otherwise specified).
PARAMETER TEST CONDITIONS MIN TYP(1)
MAX(1)
UNIT
STATIC PERFORMANCE
Resolution 10 Bits
Monotonicity 10 Bits
INL Integral non-linearity +0.6 +2 LSB
−2 −0.4 LSB
DNL Differential non-linearity +0.12 +0.3 LSB
−0.2 −0.04 LSB
ZE Zero code error IOUT = 0 +1.1 +10 mV
FSE Full-scale error IOUT = 0 −0.1 −0.7 %FSR
GE Gain error All ones loaded to DAC register −0.2 −0.7 %FSR
ZCED Zero code error drift −20 µV/°C
TC GE Gain error tempco VA = 3 V −0.7 ppm FSR/°C
VA = 5 V −1 ppm FSR/°C
ANALOG OUTPUT CHARACTERISTICS (VOUT)
Output voltage range(2) DAC101C085 0 VREF V
DAC101C081 0 VA V
ZCO Zero code output VA = 3 V, IOUT = 200 µA 1.3 mV
VA = 5 V, IOUT = 200 µA 7.0 mV
FSO Full scale output VA = 3 V, IOUT = 200 µA 2.984 V
VA = 5 V, IOUT = 200 µA 4.989 V
IOS Output short circuit current
(ISOURCE)		 VA = 3 V, VOUT = 0 V,
Input code = FFFh.		 56 mA
VA = 5 V, VOUT = 0 V,
Input code = FFFh. 		69 mA
IOS Output short circuit current
(ISINK)		 VA = 3 V, VOUT = 3 V,
Input code = 000h.		 −52 mA
VA = 5 V, VOUT = 5 V,
Input code = 000h.		 −75 mA
IO Continuous output
current (2)		 Available on the DAC output 11 mA
CL Maximum load capacitance RL = ∞ 1500 pF
RL = 2 kΩ 1500 pF
ZOUT DC output impedance 7.5 Ω
REFERENCE INPUT CHARACTERISTICS- (DAC101C085 only)
VREF Input range inimum 1 0.2 V
Input range maximum VA V
Input impedance 120 kΩ
LOGIC INPUT CHARACTERISTICS (SCL, SDA)
VIH Input high voltage 0.7 × VA V
VIL Input low voltage 0.3 × VA V
IIN Input current ±1 µA
CIN Input pin capacitance(2) 3 pF
VHYST Input hysteresis 0.1 × VA V
LOGIC INPUT CHARACTERISTICS (ADR0, ADR1)
VIH Input high voltage VA– 0.5 V
VIL Input low voltage 0.5 V
IIN Input current ±1 µA
LOGIC OUTPUT CHARACTERISTICS (SDA)
VOL Output low voltage ISINK = 3 mA 0.4 V
ISINK = 6 mA 0.6 V
IOZ High-impedence output
leakage current 		±1 µA
POWER REQUIREMENTS
VA Supply voltage minimum 2.7 V
Supply voltage maximum 5.5 V
Normal -- VOUT set to midscale. 2-wire interface quiet (SCL = SDA = VA). (output unloaded)
IST_VA-1 VADAC101C081 supply current VA = 2.7 V to 3.6 V 105 156 µA
VA = 4.5 V to 5.5 V 132 214 µA
IST_VA-5 VADAC101C085 supply current VA = 2.7 V to 3.6 V 86 118 µA
VA = 4.5 V to 5.5 V 98 152 µA
IST_VREF VREF supply current
(DAC101C085 only)		 VA = 2.7 V to 3.6 V 37 43 µA
VA = 4.5 V to 5.5 V 53 61 µA
PST Power consumption
(VA & VREF for DAC101C085) 		VA = 3 V 380 µW
VA = 5 V 730 µW
Continuous Operation -- 2-wire interface actively addressing the DAC and writing to the DAC register. (output unloaded)
ICO_VA-1 VADAC101C081 supply current fSCL = 400 kHz VA = 2.7 V to 3.6 V 134 220 µA
VA = 4.5 V to 5.5 V 192 300 µA
fSCL = 3.4 MHz VA = 2.7 V to 3.6 V 225 320 µA
VA = 4.5 V to 5.5 V 374 500 µA
ICO_VA-5 VADAC101C085 supply current fSCL = 400 kHz VA = 2.7 V to 3.6 V 101 155 µA
VA = 4.5 V to 5.5 V 142 220 µA
fSCL = 3.4 MHz VA = 2.7 V to 3.6 V 193 235 µA
VA = 4.5 V to 5.5 V 325 410 µA
ICO_VREF VREF supply current
(DAC101C085 only)		 VA = 2.7 V to 3.6 V 33.5 55 µA
VA = 4.5 V to 5.5 V 49.5 71.4 µA
PCO Power consumption
(VA & VREF for DAC101C085) 		fSCL = 400 kHz VA = 3 V 480 µW
VA = 5 V 1.06 mW
fSCL = 3.4 MHz VA = 3 V 810 µW
VA = 5 V 2.06 mW
Power Down -- 2-wire interface quiet (SCL = SDA = VA) after PD mode written to DAC register. (output unloaded)
IPD Supply current
(VA & VREF for DAC101C085)		 All power-down modes VA = 2.7 V to 3.6 V 0.13 1.52 µA
VA = 4.5 V to 5.5 V 0.15 3.25 µA
PPD Power consumption
(VA & VREF for DAC101C085)		 All power-down modes VA = 3 V 0.5 µW
VA = 5 V 0.9 µW
(1) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).
(2) This parameter is ensured by design and/or characterization and is not tested in production.

8.6 AC and Timing Characteristics

The following specifications apply for VA = 2.7 V to 5.5 V, VREF = VA, RL = Infinity, CL = 200 pF to GND. All Maximum and Minimum limits apply for TMIN ≤ TA ≤ TMAX and all Typical limits are at TA = 25°C (unless otherwise specified).
PARAMETER TEST CONDITIONS(6) MIN TYP(1) MAX(6)(1) UNIT
ts Output voltage settling time(2) 100h to 300h code change
RL = 2 kΩ, CL = 200 pF		 4.5 6 µs
SR Output slew rate 1 V/µs
Glitch impulse Code change from 200h to 1FFh 12 nV-sec
Digital feedthrough 0.5 nV-sec
Multiplying bandwidth(5) VREF = 2.5 V ± 0.1 Vpp 160 kHz
Total harmonic distortion(5) VREF = 2.5 V ± 0.1 Vpp
input frequency = 10 kHz		 70 dB
tWU Wake-up time VA = 3 V 0.8 µsec
VA = 5 V 0.5 µsec
DIGITAL TIMING SPECS (SCL, SDA)
fSCL Serial clock frequency Standard mode 100 kHz
Fast mode 400
High speed mode, Cb = 100 pF 3.4 MHz
High speed mode, Cb = 400 pF 1.7
tLOW SCL low time Standard mode 4.7 µs
Fast mode 1.3
High speed mode, Cb = 100 pF 160 ns
High speed mode, Cb = 400 pF 320
tHIGH SCL high time Standard mode 4 µs
Fast mode 0.6
High speed mode, Cb = 100 pF 60 ns
High speed mode, Cb = 400 pF 120
tSU;DAT Data set-up time Standard mode 250 ns
Fast mode 100
High speed mode 10
tHD;DAT Data hold time Standard mode 0 3.45 µs
Fast mode 0 0.9
High speed mode, Cb = 100 pF 0 70 ns
High speed mode, Cb = 400 pF 0 150
tSU;STA Set-up time for a start or a repeated start condition Standard mode 4.7 µs
Fast mode 0.6
High speed mode 160 ns
tHD;STA Hold time for a start or a repeated start condition Standard mode 4 µs
Fast mode 0.6
High speed mode 160 ns
tBUF Bus free time between a stop and start condition Standard mode 4.7 µs
Fast mode 1.3
tSU;STO Set-up time for a stop condition Standard mode 4 µs
Fast mode 0.6
High speed mode 160 ns
trDA Rise time of SDA signal Standard mode 1000 ns
Fast mode 20 + 0.1Cb 300 ns
High speed mode, Cb = 100 pF 10 80 ns
High speed mode, Cb = 400 pF 20 160 ns
tfDA Fall time of SDA signal Standard mode 250 ns
Fast mode 20 + 0.1Cb 250 ns
High speed mode, Cb = 100 pF 10 80 ns
High speed mode, Cb = 400 pF 20 160 ns
trCL Rise time of SCL signal Standard mode 1000 ns
Fast mode 20 + 0.1Cb 300 ns
High speed mode, Cb = 100 pF 10 40 ns
High speed mode, Cb = 400 pF 20 80 ns
trCL1 Rise time of SCL signal after a repeated start condition and after an acknowledge bit. Standard mode 1000 ns
Fast mode 20 + 0.1Cb 300 ns
High speed mode, Cb = 100 pF 10 80 ns
High speed mode, Cb = 400 pF 20 160 ns
tfCL Fall time of a SCL signal Standard mode 300 ns
Fast mode 20 + 0.1Cb 300 ns
High speed mode, Cb = 100 pF 10 40 ns
High speed mode, Cb = 400 pF 20 80 ns
Cb Capacitive load for each bus line (SCL and SDA) 400 pF
tSP Pulse width of spike suppressed(4)(2) Fast mode 50 ns
High speed mode 10
toutz SDA output delay (see Section 1.9) Fast mode 87 270 ns
High speed mode 38 60
(1) Typical figures are at TJ = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).
(2) This parameter is ensured by design and/or characterization and is not tested in production.
(3) To ensure accuracy, it is required that VA and VREF be well bypassed.
(4) Spike suppression filtering on SCL and SDA will supress spikes that are less than 50ns for standard-fast mode and less than 10ns for hs-mode.
(5) Applies to the Multiplying DAC configuration. In this configuration, the reference is used as the analog input. The value loaded in the DAC Register will digitally attenuate the signal at Vout.
(6) Cb refers to the capacitance of one bus line. Cb is expressed in pF units.
DAC101C081 DAC101C081Q DAC101C085 30052205.gif Figure 1. Input / Output Transfer Characteristic
DAC101C081 DAC101C081Q DAC101C085 30052260.gif Figure 2. Serial Timing Diagram

8.7 Typical Characteristics

VREF = VA, fSCL = 3.4 MHz, TA = 25°C, input code range 12 to 1011 (unless otherwise stated).
DAC101C081 DAC101C081Q DAC101C085 30052220.png Figure 3. Define (INL)
DAC101C081 DAC101C081Q DAC101C085 30052222.png Figure 5. INL/DNL vs Temperature at VA = 3.0 V
DAC101C081 DAC101C081Q DAC101C085 30052224.png Figure 7. INL/DNL vs VREFIN at VA = 3 V
DAC101C081 DAC101C081Q DAC101C085 30052226.png Figure 9. INL/DNL vs VA
DAC101C081 DAC101C081Q DAC101C085 30052228.png Figure 11. Zero Code Error vs Temperature
DAC101C081 DAC101C081Q DAC101C085 30052229.png Figure 13. Full Scale Error vs Temperature
DAC101C081 DAC101C081Q DAC101C085 30052231.png Figure 15. VREF Supply Current vs VA
DAC101C081 DAC101C081Q DAC101C085 30052233.png Figure 17. Total Supply Current
vs Temperature at VA = 5 V
DAC101C081 DAC101C081Q DAC101C085 30052235.png Figure 19. Power-On Reset
DAC101C081 DAC101C081Q DAC101C085 30052221.png Figure 4. Define (DNL)
DAC101C081 DAC101C081Q DAC101C085 30052223.png Figure 6. INL/DNL vs Temperature at VA = 5 V
DAC101C081 DAC101C081Q DAC101C085 30052225.png Figure 8. INL/DNL vs VREFIN at VA = 5 V
DAC101C081 DAC101C081Q DAC101C085 30052227.png Figure 10. Zero Code Error vs VA
DAC101C081 DAC101C081Q DAC101C085 30052236.png Figure 12. Full Scale Error vs VA
DAC101C081 DAC101C081Q DAC101C085 30052230.png Figure 14. Total Supply Current vs VA
DAC101C081 DAC101C081Q DAC101C085 30052232.png Figure 16. Total Supply Current
vs Temperature at VA = 3 V
DAC101C081 DAC101C081Q DAC101C085 30052234.png Figure 18. 5 V Glitch Response