SLASE48A November   2014  – January 2015 DAC39J84

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  DC Electrical Characteristics
    6. 6.6  Digital Electrical Characteristics
    7. 6.7  AC Electrical Characteristics
    8. 6.8  Timing Requirements
    9. 6.9  Switching Characteristics
    10. 6.10 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Serdes Input
      2. 7.3.2  Serdes Rate
      3. 7.3.3  Serdes PLL
      4. 7.3.4  Serdes Equalizer
      5. 7.3.5  JESD204B Descrambler
      6. 7.3.6  JESD204B Frame Assembly
      7. 7.3.7  Serial Peripheral Interface (SPI)
      8. 7.3.8  Multi-Device Synchronization
      9. 7.3.9  Input Multiplexer
      10. 7.3.10 FIR Filters
      11. 7.3.11 Full Complex Mixer
      12. 7.3.12 Coarse Mixer
      13. 7.3.13 Dithering
      14. 7.3.14 Complex Summation
      15. 7.3.15 Quadrature Modulation Correction (QMC)
        1. 7.3.15.1 Gain and Phase Correction
        2. 7.3.15.2 Offset Correction
      16. 7.3.16 Group Delay Correction Block
        1. 7.3.16.1 Fine Fractional Delay FIR Filter
        2. 7.3.16.2 Coarse Fractional Delay FIR Filter
      17. 7.3.17 Output Multiplexer
      18. 7.3.18 Power Measurement And Power Amplifier Protection
      19. 7.3.19 Serdes Test Modes
      20. 7.3.20 Error Counter
      21. 7.3.21 Eye Scan
      22. 7.3.22 JESD204B Pattern Test
      23. 7.3.23 Temperature Sensor
      24. 7.3.24 Alarm Monitoring
      25. 7.3.25 LVPECL Inputs
      26. 7.3.26 CMOS Digital Inputs
      27. 7.3.27 Reference Operation
      28. 7.3.28 Analog Outputs
      29. 7.3.29 DAC Transfer Function
    4. 7.4 Device Functional Modes
      1. 7.4.1 Clocking Modes
        1. 7.4.1.1 PLL Bypass Mode
        2. 7.4.1.2 PLL Mode
      2. 7.4.2 PRBS TEST MODE
    5. 7.5 Register Map
      1. 7.5.1 Register Descriptions
        1. 7.5.1.1   config0 Register - Address: 0x00, Default: 0x0218
        2. 7.5.1.2   config1 Register - Address: 0x01, Default: 0x0003
        3. 7.5.1.3   config2 Register - Address: 0x02, Default: 0x2002
        4. 7.5.1.4   config3 Register - Address: 0x03, Default: 0xF380
        5. 7.5.1.5   config4 Register - Address: 0x04, Default: 0x00FF
        6. 7.5.1.6   config5 Register - Address: 0x05, Default: 0xFFFF
        7. 7.5.1.7   config6 Register - Address: 0x06, Default: 0xFFFF
        8. 7.5.1.8   config7 Register - Address: 0x07, Default: 0x0000
        9. 7.5.1.9   config8 Register - Address: 0x08, Default: 0x0000
        10. 7.5.1.10  config9 Register - Address: 0x09, Default: 0x0000
        11. 7.5.1.11  config10 Register - Address: 0x0A, Default: 0x0000
        12. 7.5.1.12  config11 Register - Address: 0x0B, Default: 0x0000
        13. 7.5.1.13  config12 Register - Address: 0xC, Default: 0x0400
        14. 7.5.1.14  config13 Register - Address: 0xD, Default: 0x0400
        15. 7.5.1.15  config14 Register - Address: 0x0E, Default: 0x0400
        16. 7.5.1.16  config15 Register - Address: 0x0F, Default: 0x0400
        17. 7.5.1.17  config16 Register - Address: 0x10, Default: 0x0000
        18. 7.5.1.18  config17 Register - Address: 0x11, Default: 0x0000
        19. 7.5.1.19  config18 Register - Address: 0x12, Default: 0x0000
        20. 7.5.1.20  config19 Register - Address: 0x13, Default: 0x0000
        21. 7.5.1.21  config20 Register - Address: 0x14, Default: 0x0000
        22. 7.5.1.22  config21 Register - Address: 0x15, Default: 0x0000
        23. 7.5.1.23  config22 Register - Address: 0x16, Default: 0x0000
        24. 7.5.1.24  config23 Register - Address: 0x17, Default: 0x0000
        25. 7.5.1.25  config24 Register - Address: 0x18, Default: 0x0000
        26. 7.5.1.26  config25 Register - Address: 0x19, Default: 0x0000
        27. 7.5.1.27  config26 Register - Address: 0x1A, Default: 0x0020
        28. 7.5.1.28  config27 Register - Address: 0x1B, Default: 0x0000
        29. 7.5.1.29  config28 Register - Address: 0x1C, Default: 0x0000
        30. 7.5.1.30  config29 Register - Address: 0x1D, Default: 0x0000
        31. 7.5.1.31  config30 Register - Address: 0x1E, Default: 0x1111
        32. 7.5.1.32  config31 Register - Address: 0x1F, Default: 0x1111
        33. 7.5.1.33  config32 Register - Address: 0x20, Default: 0x0000
        34. 7.5.1.34  config33 Register - Address: 0x21, Default: 0x0000
        35. 7.5.1.35  config34 Register - Address: 0x22, Default: 0x1B1B
        36. 7.5.1.36  config35 Register - Address: 0x23, Default: 0xFFFF
        37. 7.5.1.37  config36 Register - Address: 0x24, Default: 0x0000
        38. 7.5.1.38  config37 Register - Address: 0x25, Default: 0x8000
        39. 7.5.1.39  config38 Register - Address: 0x26, Default: 0x0000
        40. 7.5.1.40  config39 Register - Address: 0x27, Default: 0x0000
        41. 7.5.1.41  config40 Register - Address: 0x28, Default: 0x0000
        42. 7.5.1.42  config41 Register - Address: 0x29, Default: 0x0000
        43. 7.5.1.43  config42 Register - Address: 0x2A, Default: 0x0000
        44. 7.5.1.44  config43 Register - Address: 0x2B, Default: 0x0000
        45. 7.5.1.45  config44 Register - Address: 0x2C, Default: 0x0000
        46. 7.5.1.46  config45 Register - Address: 0x2D, Default: 0x0000
        47. 7.5.1.47  config46 Register - Address: 0x2E, Default: 0xFFFF
        48. 7.5.1.48  config47 Register - Address: 0x2F, Default: 0x0004
        49. 7.5.1.49  config48 Register - Address: 0x30, Default: 0x0000
        50. 7.5.1.50  config49 Register - Address: 0x31, Default: 0x0000
        51. 7.5.1.51  config50 Register - Address: 0x32, Default: 0x0000
        52. 7.5.1.52  config51 Register - Address: 0x33, Default: 0x0100
        53. 7.5.1.53  config52 Register - Address: 0x34, Default: 0x0000
        54. 7.5.1.54  config53 Register - Address: 0x35, Default: 0x0000
        55. 7.5.1.55  config54 Register - Address: 0x36, Default: 0x0000
        56. 7.5.1.56  config55 Register - Address: 0x37, Default: 0x0000
        57. 7.5.1.57  config56 Register - Address: 0x38, Default: 0x0000
        58. 7.5.1.58  config57 Register - Address: 0x39, Default: 0x0000
        59. 7.5.1.59  config58 Register - Address: 0x3A, Default: 0x0000
        60. 7.5.1.60  config59 Register - Address: 0x3B, Default: 0x0000
        61. 7.5.1.61  config60 Register - Address: 0x3C, Default: 0x0000
        62. 7.5.1.62  config61 Register - Address: 0x3D, Default: 0x0000
        63. 7.5.1.63  config62 Register - Address: 0x3E, Default: 0x0000
        64. 7.5.1.64  config63 Register - Address: 0x3F, Default: 0x0000
        65. 7.5.1.65  config64 Register - Address: 0x40, Default: 0x0000
        66. 7.5.1.66  config65 Register - Address: 0x41, Default: 0x0000
        67. 7.5.1.67  config66 Register - Address: 0x42, Default: 0x0000
        68. 7.5.1.68  config67 Register - Address: 0x43, Default: 0x0000
        69. 7.5.1.69  config68 Register - Address: 0x44, Default: 0x0000
        70. 7.5.1.70  config69 Register - Address: 0x45, Default: 0x0000
        71. 7.5.1.71  config70 Register - Address: 0x46, Default: 0x0120
        72. 7.5.1.72  config71 Register - Address: 0x47, Default: 0x3450
        73. 7.5.1.73  config72 Register - Address: 0x48, Default: 0x31C3
        74. 7.5.1.74  config73 Register - Address: 0x49, Default: 0x0000
        75. 7.5.1.75  config74 Register - Address: 0x4A, Default: 0x001E
        76. 7.5.1.76  config75 Register - Address: 0x4B, Default: 0x0000
        77. 7.5.1.77  config76 Register - Address: 0x4C, Default: 0x0000
        78. 7.5.1.78  config77 Register - Address: 0x4D, Default: 0x0300
        79. 7.5.1.79  config78 Register - Address: 0x4E, Default: 0x0F0F
        80. 7.5.1.80  config79 Register - Address: 0x4F, Default: 0x1CC1
        81. 7.5.1.81  config80 Register - Address: 0x50, Default: 0x0000
        82. 7.5.1.82  config81 Register - Address: 0x51, Default: 0x00FF
        83. 7.5.1.83  config82 Register - Address: 0x52, Default: 0x00FF
        84. 7.5.1.84  config83 Register - Address: 0x53, Default: 0x0000
        85. 7.5.1.85  config84 Register - Address: 0x54, Default: 0x00FF
        86. 7.5.1.86  config85 Register - Address: 0x55, Default: 0x00FF
        87. 7.5.1.87  config86 Register - Address: 0x56, Default: 0x0000
        88. 7.5.1.88  config87 Register - Address: 0x57, Default: 0x00FF
        89. 7.5.1.89  config88 Register - Address: 0x58, Default: 0x00FF
        90. 7.5.1.90  config89 Register - Address: 0x59, Default: 0x0000
        91. 7.5.1.91  config90 Register - Address: 0x5A, Default: 0x00FF
        92. 7.5.1.92  config91 Register - Address: 0x5B, Default: 0x00FF
        93. 7.5.1.93  config92 Register - Address: 0x5C, Default: 0x1111
        94. 7.5.1.94  config93 Register - Address: 0x5D, Default: 0x0000
        95. 7.5.1.95  config94 Register - Address: 0x5E, Default: 0x0000
        96. 7.5.1.96  config95 Register - Address: 0x5F, Default: 0x0123
        97. 7.5.1.97  config96 Register - Address: 0x60, Default: 0x4567
        98. 7.5.1.98  config97 Register - Address: 0x61, Default: 0x000F
        99. 7.5.1.99  config98 Register - Address: 0x62, Default: 0x0000
        100. 7.5.1.100 config99 Register - Address: 0x63, Default: 0x0000
        101. 7.5.1.101 config100 Register - Address: 0x64, Default: 0x0000
        102. 7.5.1.102 config101 Register - Address: 0x65, Default: 0x0000
        103. 7.5.1.103 config102 Register - Address: 0x66, Default: 0x0000
        104. 7.5.1.104 config103 Register - Address: 0x67, Default: 0x0000
        105. 7.5.1.105 config104 Register - Address: 0x68, Default: 0x0000
        106. 7.5.1.106 config105 Register - Address: 0x69, Default: 0x0000
        107. 7.5.1.107 config106 Register - Address: 0x6A, Default: 0x0000
        108. 7.5.1.108 config107 Register - Address: 0x6B, Default: 0x0000
        109. 7.5.1.109 config108 Register - Address: 0x6C, Default: 0x0000
        110. 7.5.1.110 config109 Register - Address: 0x6D, Default: 0x00xx
        111. 7.5.1.111 config110 Register - Address: 0x6E, Default: 0x0000
        112. 7.5.1.112 config111 Register - Address: 0x6F, Default: 0x0000
        113. 7.5.1.113 config112 Register - Address: 0x70, Default: 0x0000
        114. 7.5.1.114 config113 Register - Address: 0x71, Default: 0x0000
        115. 7.5.1.115 config114 Register - Address: 0x72, Default: 0x0000
        116. 7.5.1.116 config115 Registe - Address: 0x73, Default: 0x0000
        117. 7.5.1.117 config116 Register - Address: 0x74, Default: 0x0000
        118. 7.5.1.118 config117 Register - Address: 0x75, Default: 0x0000
        119. 7.5.1.119 config118 Register - Address: 0x76, Default: 0x0000
        120. 7.5.1.120 config119 Register - Address: 0x77, Default: 0x0000
        121. 7.5.1.121 config120 Register - Address: 0x78, Default: 0x0000
        122. 7.5.1.122 config121 Register - Address: 0x79, Default: 0x0000
        123. 7.5.1.123 config122 Register - Address: 0x7A, Default: 0x0000
        124. 7.5.1.124 config123 Register - Address: 0x7B, Default: 0x0000
        125. 7.5.1.125 config124 Register - Address: 0x7C, Default: 0x0000
        126. 7.5.1.126 config125 Register - Address: 0x7D, Default: 0x0000
        127. 7.5.1.127 config126 Register - Address: 0x7E, Default: 0x0000
        128. 7.5.1.128 config127 Register - Address: 0x7F, Default: 0x0009
  8. 8 Applications and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Dual Low-IF Wideband LTE Transmitter
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Data Input Rate
          2. 8.2.1.2.2 Intermediate Frequency
          3. 8.2.1.2.3 Interpolation
          4. 8.2.1.2.4 DAC PLL Setup
          5. 8.2.1.2.5 Serdes Lanes
        3. 8.2.1.3 Application Performance Plots
      2. 8.2.2 Dual Zero-IF Wideband Transmitter
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
          1. 8.2.2.2.1 Data Input Rate
          2. 8.2.2.2.2 Interpolation
          3. 8.2.2.2.3 Serdes Lanes
          4. 8.2.2.2.4 LO Feedthrough and Sideband Correction
        3. 8.2.2.3 Application Performance Plots
    3. 8.3 Initialization Set Up
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Examples
  11. 11Device and Documentation Support
    1. 11.1 Trademarks
    2. 11.2 Electrostatic Discharge Caution
    3. 11.3 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DAC39J84 is a 16-bit DAC with max input data rate up to 1.25GSPS per DAC. It provides two independent transmit paths with up to 1GHz complex information bandwidth each. It also integrates a multi-band summation block that allows two complex signal carrier blocks to be independently mixed to the desired frequency before being summed together for a single path complex transmit. This supports up to 2 GHz of information bandwidth from one pair of 2.5GSPS output DACs. The digital Quadrature Modulator Correction and Group Delay Correction enable complete IQ compensation for gain, offset, phase, and group delay between channels in direct up-conversion applications. DAC39J84 provides the bandwidth, performance, small footprint and low power consumption needed for multi-mode 2G/3G/4G cellular base stations to migrate to more advanced technologies, such as LTE-Advanced and carrier aggregation on multiple antennas.

8.2 Typical Applications

8.2.1 Dual Low-IF Wideband LTE Transmitter

Figure 210 shows an example block diagram for a direct conversion radio. Here it has been assumed that the desired output bandwidth is 80-MHz which could be, for instance, four 20-MHz LTE signals. It is also assumed that digital pre-distortion (DPD) is used to correct 3rd order distortion so the total DAC output bandwidth is 240 MHz. Interpolation is used to output the signal at the highest sampling rate possible to simplify the analog filtering requirements and move high order harmonics out of band. The internal PLL is used to generate the final DAC output clock from a reference clock of 307.2 MHz. The complex mixer will be used to place the baseband input signal at a desired intermediate frequency (IF). The maximum serdes rate that the chosen FPGA supports is 12.5 Gbps and the minimum number of serdes lanes is desired.

DAC39J84_app_example_1.gifFigure 210. Dual Low-IF Wideband LTE Transmitter Diagram

8.2.1.1 Design Requirements

For this design example, use the parameters listed in the table below as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE
Signal Bandwidth (BWsignal) 80 MHz
Total DAC Output Bandwidth (BWtotal) 240 MHz
DAC PLL On
DAC PLL Reference Frequency 307.2 MHz
Maximum FPGA Serdes Data Rate 12.5 Gbps

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Data Input Rate

Nyquist theory says that the data rate must be at least two times the highest signal frequency. The data will be sent to the DAC as complex baseband data. For 240 MHz of signal bandwidth only 120 MHz of input bandwidth is needed, setting the minimum data input rate as 240 MSPS. Further, the process of interpolation requires low pass filters that limit the useable input bandwidth to about 40 percent of Fdata. Therefore, the minimum data input rate is 300 MSPS. The standard telecom data rate of 307.2 MSPS is chosen.

8.2.1.2.2 Intermediate Frequency

The intermediate frequency is chosen to keep low order harmonics out of band while staying low enough to not degrade the ACPR performance. The band of interest is 240 MHz wide, while the signal bandwidth is 80 MHz wide. The lowest frequency that the second harmonic of the signal will fall at is given on the left side of the inequality shown below based on the chosen IF center frequency. The highest frequency in the band of interest (Total DAC Output Bandwidth) is the right side of the inequality. Solving the inequality for IF and choosing a center frequency higher than that will keep the second harmonic out of the bandwidth of interest.

Equation 3. (IF - BWsignal / 2) * 2 ≥ IF + BWtotal/2

The lowest IF that satisfies the inequality is shown below.

Equation 4. IF ≥ BWsignal + BWtotal / 2

So for a signal bandwidth of 80 MHz and a total bandwidth of 240 MHz, the lowest IF that satisfies the inequality is 200 MHz. Choose 220 MHz to move HD2 slightly away from the band. The full complex mixer can be enabled with the NCO frequency chosen as 220 MHz to realize this IF frequency.

8.2.1.2.3 Interpolation

It is desired to use the highest DAC output rate as possible to move the DAC images further from the signal of interest to ease the analog filter requirements. The DAC output rate must be greater than two times the highest output frequency, in this case 2 * (220 MHz + BWtotal/2) = 680 MHz. The table below shows the possible DAC output rates based on the data input rate and available interpolation settings. The DAC image frequency is also listed. Based on the result, 8x interpolation will push the image frequency 1777.6 MHz away from the band of interest, so the DAC output rate is chosen as 2457.6 MSPS.

Although not shown the high output rate also pushes higher order harmonics out of the band of interest that would have aliased back in at 1228.8 MSPS.

INTERPOLATION DAC OUTPUT RATE POSSIBLE? LOWEST IMAGE FREQUENCY DISTANCE FROM BAND OF INTEREST
1 307.2 MSPS No N/A N/A
2 614.4 MSPS No N/A N/A
4 1228.8 MSPS Yes 888.8 MHz 548.8 MHz
8 2457.6 MSPS Yes 2117.6 MHz 1777.6 MHz
16 4915.2 MSPS No N/A N/A

8.2.1.2.4 DAC PLL Setup

The reference frequency from an onboard clock chip, like the LMK04828, is 307.2 MHz. It is desired to use the highest PFD update rate to maintain the best phase noise performance, but not too high to avoid spurs, therefore the N Divider is chosen to be 2 for a PFD frequency of 153.6 MHz. In order to have the feedback side of the PFD be equal to the reference side (153.6 MHz) and create a DACCLK rate of 2457.6 MHz, the M Divider must be set to 16. Using Table 29, it is found that a VCO frequency of 4915.2 MHz can be used to generate a DACCLK frequency of 2457.6 MHz, so the Prescalar is set to 2 and the H-band VCO is selected.

8.2.1.2.5 Serdes Lanes

It is desired to use the minimum number of serdes lanes while staying under the maximum serdes line rate possible with the chosen FPGA. In the design requirements, the FPGA maximum serdes data rate was given as 12.5 Gbps. For the chosen input data rate of 307.2 MSPS and with 8b/10b encoding on the serdes lanes, each DAC requires a serialized data rate of 6144 Mbps, as given by the equation below.

Equation 5. Serialized Data Rate = Fdata * 16 * (10 / 8)

The total serialized data rate with a quad DAC is 6144 Mbps * 4 = 24.576 Gbps. This total serialized data rate is split among the total number of lanes. The table below shows the line rate versus the total number of lanes. Two lanes running at 12.288 Gbps is chosen since the minimum number of lanes is desired. This sets the JESD204B mode (LMF) for the DAC as 244 mode.

NUMBER OF LANES LINE RATE POSSIBLE?
1 24.576 Gbps No
2 12.288 Gbps Yes
4 6144 Gbps Yes
8 3072 Gbps Yes

8.2.1.3 Application Performance Plots

fig83_4c_LTE_lase17.gif
Figure 211. Four Carrier 20MHz LTE Signal Spectrum
fig84_4c_LTE_ACPR_lase17.gif
Figure 212. Four Carrier 20MHz LTE Signal ACPR

8.2.2 Dual Zero-IF Wideband Transmitter

The block diagram shown in Figure 213 also applies for a zero-IF wideband transmitter. However in this case the signal bandwidth is 192 MHz and digital predistortion is used to correct third and fifth order distortion, meaning the total bandwidth of interest is 960 MHz. Interpolation is used to output the signal at the highest sampling rate possible to simplify the analog filtering requirements. The DAC sample clock is provided directly from a clock chip, such as TI’s LMK04828. The maximum serdes rate that the chosen FPGA supports is 12.5 Gbps and the minimum number of serdes lanes is desired.

DAC39J84_app_example_2.gifFigure 213. Dual Zero-IF Wideband Transmitter Diagram

8.2.2.1 Design Requirements

For this design example, use the parameters listed in the table below as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE
Signal Bandwidth (BWsignal) 192 MHz
Total DAC Output Bandwidth (BWtotal) 960 MHz
DAC PLL Off
Maximum FPGA Serdes Data Rate 12.5 Gbps

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Data Input Rate

In this application the total complex bandwidth is 960 MHz meaning that at least 480 MHz of real bandwidth is needed, setting the minimum data input rate at 960 MSPS. However, the process of interpolation requires digital low pass filters that limit the useable input bandwidth to about 40 percent of Fdata. Therefore, the minimum data input rate is 1.2 GSPS.

8.2.2.2.2 Interpolation

It is desired to use the highest DAC output rate as possible to move the DAC images further from the signal of interest to ease the analog filter requirements. The DAC output rate must be greater than two times the highest output frequency, in this case 2 * 960 MHz / 2 = 960 MHz. The table below shows the possible DAC output rates based on the data input rate and available interpolation settings. The DAC image frequency is also listed. Based on the result, 2x interpolation is chosen which will push the image frequency 1.44 GHz away from the band of interest.

INTERPOLATION DAC OUTPUT RATE POSSIBLE? LOWEST IMAGE FREQUENCY DISTANCE FROM BAND OF INTEREST
1 1.2 GSPS Yes 720 MHz 240 MHz
2 2.4 GSPS Yes 1920 MHz 1440 MHz
4 4.8 GSPS No N/A N/A
8 9.6 GSPS No N/A N/A
16 19.2 GSPS No N/A N/A

8.2.2.2.3 Serdes Lanes

It is desired to use the minimum number of serdes lanes while staying under the maximum serdes line rate possible with the chosen FPGA. In the design requirements, the FPGA maximum serdes data rate was given as 12.5 Gbps. For the chosen input data rate of 1.2 GSPS and with 8b/10b encoding on the serdes lanes, each DAC requires a serialized data rate of 24 Gbps, as given by the equation below.

Equation 6. Serialized Data Rate = Fdata * 16 * (10 / 8)

The total serialized data rate with a quad DAC is 24 Gbps * 4 = 96 Gbps. This total serialized data rate is split among the total number of lanes. The table below shows the line rate versus the total number of lanes. Eight lanes must be chosen to support this data rate. This sets the JESD204B mode (LMF) for the DAC as 841 mode.

NUMBER OF LANES LINE RATE POSSIBLE?
1 96 Gbps No
2 48 Gbps No
4 24 Gbps No
8 12 Gbps Yes

8.2.2.2.4 LO Feedthrough and Sideband Correction

Although the I/Q modulation process will inherently reduce the level of the RF sideband signal, a zero-IF system will likely need additional sideband suppression to maximize performance. Further, any mixing process will result in some feedthrough of the LO source. The DAC39J84 contains digital features to cancel both the LO feedthrough and sideband signal. The LO feedthrough is corrected by adding a DC offset to the DAC outputs until the LO feedthrough is suppressed. The sideband suppression can be improved by correcting gain, phase, and group delay differences between the I and Q analog outputs. The phase and gain adjustments are made using the QMC block of the DAC while the group delay adjustments are done using the small fractional delay filter. First the phase should be adjusted to suppress the sideband signal at low DAC output frequencies due to phase error. Then the gain can be adjusted to further improve the suppression. Finally, the small fractional filter can be used to improve the sideband suppression across the rest of the signal bandwidth.

8.2.2.3 Application Performance Plots

fig85_qam_lase17.gif
Figure 214. 192MHz Wideband 256QAM Signal Spectrum
fig86_qam_acpr_lase17.gif
Figure 215. 192MHz Wideband 256QAM Signal ACPR

8.3 Initialization Set Up

The following start up sequence is recommended to power up DAC39J84.

  1. Set TXENABLE low
  2. Supply all 0.9-V supplies (VDDDIG, VDDT, VDDDAC, VDDCLK), all 1.8-V supplies (VDDR, VDDS, VQPS, VDDIO, VDDAPLL, VDDAREF), and all 3.3-V supplies (VDDADAC). The supplies can be powered up simultaneously or in any order. There are no specific requirements on the ramp rate for the supplies.
  3. RESET the JTAG port by either toggling TRSTB low if using the JTAG port or holding TRSTB low if not using JTAG.
  4. Start the DACCLK generation
  5. Toggle RESETB low to reset the SIF registers
  6. Program the DAC PLL settings (config26, config49, config50, config51). If the PLL is not used, set pll_sleep and pll_reset to “1” and pll_ena to “0”.
  7. Program the SERDES settings (config61, config62) including the serdes_clk_sel and serdes_refclk_div.
  8. Program the SERDES lane settings (config63, config71, config73, config74, config96).
  9. Program clkjesd_div, cdrvser_sysref_mode, and interp.
  10. Program the JESD settings (config3, config74-77, config79, config80-85, config92, config97).
  11. Program the DIG block settings (NCO, PA protection, QMC, fractional delay, etc.) and set the preferred SYNC modes for the digital blocks (config30-32).
  12. Verify the SERDES PLL lock status by checking the SERDES PLL alarms: alarm_rw0_pll (alarm for lanes 0 through 3) and alarm_rw1_pll (alarm for lanes 4 through 7).
  13. Set init_state to “0000” and jesd_reset_n to “1” to start the JESD204B link initialization.
  14. Start the SYSREF generation.
  15. Enable transmission of data by asserting the TXENABLE pin or setting sif_txenable to “1”.
  16. Clear the alarms, then wait approximately 1-2µs and check values
  17. Verify that DAC output is the desired output.