SLASF62 June 2024 DAC80516
ADVANCE INFORMATION
Refer to the PDF data sheet for device specific package drawings
A serial interface access cycle is initiated by asserting the CS pin low. The serial clock SCLK can be a continuous or gated clock. SDI data are clocked on SCLK falling edges. A regular serial interface access cycle is 24 bits long, thus the CS pin must stay low for at least 24 SCLK falling edges. The access cycle ends when the CS pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. If the access cycle contains more than the minimum clock edges, only the last 24 bits are used by the device. When CS is high, the SCLK and SDI signals are blocked and the SDO pin is in a Hi-Z state.
In a serial interface access cycle, the first byte input to SDI is the instruction cycle that identifies the request as a read or write command, and the 7-bit address to be accessed. The following bits in the cycle form the data cycle, as shown in Table 6-4.
BIT | FIELD | DESCRIPTION |
---|---|---|
23 | RW | Identifies the communication as a read or write command to the
addressed register. RW = 0 sets a write operation. RW = 1 sets a read operation. |
22:16 | A[6:0] | Register address. Specifies the register to be accessed during the read or write operation. |
15:0 | DI[15:0] | Data cycle bits. If a write command, the data cycle bits are the values to be written to the register with address A[6:0]. If a read command, the data cycle bits are don’t care values. |
Read operations require that the SDO pin is first enabled by setting the SDO_EN bit. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data, formatted as shown in Table 6-5. Data are clocked out on the SDO pin on SCLK rising or falling edges, according to the FSDO bit setting.
BIT | FIELD | DESCRIPTION |
---|---|---|
23 | RW | Echo RW bit from previous access cycle. |
22:16 | STATUS[6:0] | Lower seven bits of the STATUS register. |
15:0 | DO[15:0] | Readback data requested on previous access cycle. |