DLPS123C february   2019  – july 2023 DLP2010

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  Storage Conditions
    3. 6.3  ESD Ratings
    4. 6.4  Recommended Operating Conditions
    5. 6.5  Thermal Information
    6. 6.6  Electrical Characteristics
    7. 6.7  Timing Requirements
    8. 6.8  Switching Characteristics
    9. 6.9  System Mounting Interface Loads
    10. 6.10 Physical Characteristics of the Micromirror Array
    11. 6.11 Micromirror Array Optical Characteristics
    12. 6.12 Window Characteristics
    13. 6.13 Chipset Component Usage Specification
    14. 6.14 Software Requirements
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Power Interface
      2. 7.3.2 Low-Speed Interface
      3. 7.3.3 High-Speed Interface
      4. 7.3.4 Timing
    4. 7.4 Device Functional Modes
    5. 7.5 Optical Interface and System Image Quality Considerations
      1. 7.5.1 Optical Interface and System Image Quality
        1. 7.5.1.1 Numerical Aperture and Stray Light Control
        2. 7.5.1.2 Pupil Match
        3. 7.5.1.3 Illumination Overfill
    6. 7.6 Micromirror Array Temperature Calculation
    7. 7.7 Micromirror Power Density Calculation
    8. 7.8 Micromirror Landed-On/Landed-Off Duty Cycle
      1. 7.8.1 Definition of Micromirror Landed-On and Landed-Off Duty Cycle
      2. 7.8.2 Landed Duty Cycle and Useful Life of the DMD
      3. 7.8.3 Landed Duty Cycle and Operational DMD Temperature
      4. 7.8.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curve
  10. 9 Power Supply Recommendations
    1. 9.1 DMD Power Supply Power-Up Procedure
    2. 9.2 DMD Power Supply Power-Down Procedure
    3. 9.3 Power Supply Sequencing Requirements
  11. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
      2. 11.1.2 Device Nomenclature
      3. 11.1.3 Device Markings
    2. 11.2 Related Links
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  13. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)(2)(3)
MIN NOM MAX UNIT
SUPPLY VOLTAGE RANGE(4)
VDD Supply voltage for LVCMOS core logic
Supply voltage for LPSDR low-speed interface		 1.65 1.8 1.95 V
VDDI Supply voltage for SubLVDS receivers 1.65 1.8 1.95 V
VOFFSET Supply voltage for HVCMOS and micromirror electrode(5) 9.5 10 10.5 V
VBIAS Supply voltage for mirror electrode 17.5 18 18.5 V
VRESET Supply voltage for micromirror electrode –14.5 –14 –13.5 V
|VDDI–VDD| Supply voltage delta (absolute value)(6) 0.3 V
|VBIAS–VOFFSET| Supply voltage delta (absolute value)(7) 10.5 V
|VBIAS–VRESET| Supply voltage delta (absolute value)(8) 33 V
CLOCK FREQUENCY
ƒclock Clock frequency for low speed interface LS_CLK(9) 108 120 MHz
ƒclock Clock frequency for high speed interface DCLK(10) 300 600 MHz
Duty cycle distortion DCLK 44% 56%
SUBLVDS INTERFACE(10)
| VID | SubLVDS input differential voltage (absolute value)
, Figure 6-8		 150 250 350 mV
VCM Common mode voltage , Figure 6-8 700 900 1100 mV
VSUBLVDS SubLVDS voltage , Figure 6-8 575 1225 mV
ZLINE Line differential impedance (PWB/trace) 90 100 110 Ω
ZIN Internal differential termination resistance Figure 6-10 80 100 120 Ω
100-Ω differential PCB trace 6.35 152.4 mm
ENVIRONMENTAL
TARRAY Array Temperature – long-term operational(11)(12)(13)(14) 0 40 to 70(13) °C
Array Temperature - short-term operational, 25 hr max(12)(15) –20 –10
Array Temperature - short-term operational, 500 hr max(12)(15) –10 0
Array Temperature – short-term operational, 500 hr max(12)(15) 70 75
|TDELTA | Absolute Temperature difference between any point on the window edge and the ceramic test point TP1 (16) 15 °C
TWINDOW Window temperature – operational(11)(17) 90 °C
TDP-AVG Average dew point temperature (non-condensing)(18) 24 °C
TDP-ELR Elevated dew point temperature range (non-condensing)(19) 28 36 °C
CTELR Cumulative time in elevated dew point temperature range 6 Months
ILLUMINATION
ILLUV Illumination power at wavelengths < 410 nm(11) 10 mW/cm2
ILLVIS Illumination power at wavelengths ≥ 410 nm and ≤ 800 nm(21) 26.1 W/cm2
ILLIR Illumination power at wavelengths > 800 nm 10 mW/cm2
ILLBLU Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm(21) 8.3 W/cm2
ILLBLU1 Illumination power at wavelengths ≥ 410 nm and ≤ 445 nm(21) 1.5 W/cm2
ILLθ Illumination marginal ray angle(20) 55 deg
(1) Section 6.4 are applicable after the DMD is installed in the final product.
(2) The functional performance of the device specified in this datasheet is achieved when operating the device within the limits defined by the Section 6.4. No level of performance is implied when operating the device above or below the Section 6.4 limits.
(3) The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, and VRESET.
(4) All voltage values are with respect to the ground pins (VSS).
(5) VOFFSET supply transients must fall within specified maximum voltages.
(6) To prevent excess current, the supply voltage delta |VDDI – VDD| must be less than specified limit.
(7) To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified limit.
(8) To prevent excess current, the supply voltage delta |VBIAS – VRESET| must be less than specified limit.
(9) LS_CLK must run as specified to ensure internal DMD timing for reset waveform commands.
(10) Refer to the SubLVDS timing requirements in Section 6.7.
(11) Simultaneous exposure of the DMD to the maximum Section 6.4 for temperature and UV illumination will reduce device lifetime.
(12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 7-1 and the Package Thermal Resistance using Section 7.6.
(13) Per Figure 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to Section 7.8 for a definition of micromirror landed duty cycle.
(14) Long-term is defined as the usable life of the device
(15) Short-term is the total cumulative time over the useful life of the device.
(16) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in Figure 7-1. The window test points TP2 and TP3 shown in Figure 7-1 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
(17) Window temperature is the highest temperature on the window edge shown in Figure 7-1. The locations of thermal test points TP2 and TP3 in Figure 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
(18) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
(19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CTELR.
(20) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including Pond of Micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.
(21) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (TARRAY).
GUID-A5A429CA-BFEC-4DA1-916B-29E4E0F55D60-low.gif Figure 6-1 Maximum Recommended Array Temperature – Derating Curve