DLPS096B November 2017 – May 2022 DLPC120-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The DLPC120-Q1 has several built-in test features. These tests can be run to verify ASIC functionality on startup or during normal operation. Refer to DLPC120-Q1 Programmer's Guide for more detail regarding test usage. Table 7-2 defines the execution time of each test.
TEST NAME | LENGTH (ms) | SUMMARY |
---|---|---|
DDR2 BIST (Short) | 145 | The Short DDR2 BIST implements a memory check using a March13 Algorithm to verify the external DDR2 SDRAM frame buffer space. It runs at power-up or also can be executed on demand, but it is recommended to run only at power-up, since the image will flash if executed on demand. The short version runs a portion of the long test. |
DDR2 BIST (Long) | 470 | The Long DDR2 BIST is the same as the Short DDR2 BIST, but it runs the test multiple times. |
FLASH BIST (1 MByte) | 215 | The Flash BIST calculates configuration memory checksum (32 bits) for data integrity of the Flash data and interface. Flash checksum is recommended to be done at power-up to verify configuration settings. The Flash BIST memory range to perform checksum is programmable to up to 32M. |
System BIST(2) | See(1) | The System BIST validates the DLPC120-Q1 internal logic. It sends a known test pattern image through the ASIC to verify the checksum at the last stage before the data reaches the DMD. When enabled, the checksum for each frame of data is calculated and stored in an I2C register. |
DMD Interface Test | 6.93 | The DMD JTAG BIST validates the connection between the ASIC and DMD. It uses the DMD JTAG interface to sample the ASIC pins and compare against expected values, and it also tries to detect shorts between signals. The BIST is run on demand. |
Front End Video Checksum | See(1) | The Front End Video Checksum is used to verify that the video is received correctly at the front end on the specified region of the frame. When enabled, it calculates the checksum for the specified region of the video frame and stored in an I2C register. |
Video Detect Test | See(1) | The Video Detect test shall be used to monitor external video VSYNC. If external video is not valid, the DMD must be put into a safe state (e.g. switched to an internal black test pattern). |