SNLS504E October 2015 – May 2024 DP83867CS , DP83867E , DP83867IS
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The latency variation in 100Mb mode of operation is determined by random process and does not require any register readout or system level compensation of SFD pulses.