SLVSH04 November   2023 DRV8214

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Revision History
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 I2C Timing Requirements
    7. 7.7 Timing Diagrams
    8. 7.8 Typical Operating Characteristics
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 External Components
      2. 8.3.2 Summary of Features
      3. 8.3.3 Bridge Control
      4. 8.3.4 Current Sense and Regulation (IPROPI)
        1. 8.3.4.1 Current Sensing and Current Mirror Gain Selection
        2. 8.3.4.2 Current Regulation
          1. 8.3.4.2.1 Fixed Off-Time Current Regulation
          2. 8.3.4.2.2 Cycle-By-Cycle Current Regulation
      5. 8.3.5 Stall Detection
      6. 8.3.6 Ripple Counting
        1. 8.3.6.1 Ripple Counting Parameters
          1. 8.3.6.1.1  Motor Resistance Inverse
          2. 8.3.6.1.2  Motor Resistance Inverse Scale
          3. 8.3.6.1.3  KMC Scaling Factor
          4. 8.3.6.1.4  KMC
          5. 8.3.6.1.5  Filter Damping Constant
          6. 8.3.6.1.6  Filter Input Scaling Factor
          7. 8.3.6.1.7  Ripple Count Threshold
          8. 8.3.6.1.8  Ripple Count Threshold Scale
          9. 8.3.6.1.9  T_MECH_FLT
          10. 8.3.6.1.10 VSNS_SEL
          11. 8.3.6.1.11 Error Correction
            1. 8.3.6.1.11.1 EC_FALSE_PER
            2. 8.3.6.1.11.2 EC_MISS_PER
        2. 8.3.6.2 RC_OUT Output
        3. 8.3.6.3 Ripple Counting with nFAULT
      7. 8.3.7 Motor Voltage and Speed Regulation
        1. 8.3.7.1 Internal Bridge Control
        2. 8.3.7.2 Setting Speed/Voltage Regulation Parameters
          1. 8.3.7.2.1 Speed and Voltage Set
          2. 8.3.7.2.2 Speed Scaling Factor
        3. 8.3.7.3 Soft-Start and Soft-Stop
          1. 8.3.7.3.1 TINRUSH
      8. 8.3.8 Protection Circuits
        1. 8.3.8.1 Overcurrent Protection (OCP)
        2. 8.3.8.2 Thermal Shutdown (TSD)
        3. 8.3.8.3 VCC Undervoltage Lockout (UVLO)
        4. 8.3.8.4 Overvoltage Protection (OVP)
        5. 8.3.8.5 nFAULT Output
    4. 8.4 Device Functional Modes
      1. 8.4.1 Active Mode
      2. 8.4.2 Low-Power Sleep Mode
      3. 8.4.3 Fault Mode
    5. 8.5 Programming
      1. 8.5.1 I2C Communication
        1. 8.5.1.1 I2C Write
        2. 8.5.1.2 I2C Read
    6. 8.6 Register Map
      1. 8.6.1 DRV8214_STATUS Registers
      2. 8.6.2 DRV8214_CONFIG Registers
      3. 8.6.3 DRV8214_CTRL Registers
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application: Brushed DC Motor
      1. 9.2.1 Design Requirements
      2. 9.2.2 Stall Detection
        1. 9.2.2.1 Application Description
          1. 9.2.2.1.1 Stall Detection Timing
          2. 9.2.2.1.2 Hardware Stall Threshold Selection
      3. 9.2.3 Ripple Counting Application
        1. 9.2.3.1 Tuning Ripple Counting Parameters
          1. 9.2.3.1.1 Resistance Parameters
          2. 9.2.3.1.2 KMC and KMC_SCALE
            1. 9.2.3.1.2.1 Case I
            2. 9.2.3.1.2.2 Case II
              1. 9.2.3.1.2.2.1 Method 1: Tuning from Scratch
                1. 9.2.3.1.2.2.1.1 Tuning KMC_SCALE
                2. 9.2.3.1.2.2.1.2 Tuning KMC
              2. 9.2.3.1.2.2.2 Method 2: Using the Proportionality factor
                1. 9.2.3.1.2.2.2.1 Working Example
          3. 9.2.3.1.3 Advanced Parameters
            1. 9.2.3.1.3.1 Filter Constants
              1. 9.2.3.1.3.1.1 FLT_GAIN_SEL
              2. 9.2.3.1.3.1.2 FLT_K
            2. 9.2.3.1.3.2 T_MECH_FLT
            3. 9.2.3.1.3.3 VSNS_SEL
            4. 9.2.3.1.3.4 Additional Error Corrector Parameters
              1. 9.2.3.1.3.4.1 EC_FALSE_PER
              2. 9.2.3.1.3.4.2 EC_MISS_PER
      4. 9.2.4 Motor Voltage
      5. 9.2.5 Motor Current
      6. 9.2.6 Application Curves
  11. 10Power Supply Recommendations
    1. 10.1 Bulk Capacitance
  12. 11Layout
    1. 11.1 Layout Guidelines
  13. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Tape and Reel Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.3.3 Bridge Control

The DRV8214 output consists of four N-channel MOSFETs designed to drive high current. These outputs are controlled by the two inputs EN/IN1 and PH/IN2 or the I2C bits I2C_EN_IN1 and I2C_PH_IN2.

The I2C_BC bit determines whether the bridge is controlled by the EN/IN1 and PH/IN2 pins or the I2C_EN_IN1 and I2C_PH_IN2 bits, as shown below.

Table 8-2 H-Bridge Control Interface
I2C_BC Description
0b Bridge control configured by using the EN/IN1 and PH/IN2 pins.
1b Bridge control configured by using the I2C_EN_IN1 and I2C_PH_IN2 bits.

The control interface is selected by the PMODE bit, as shown below.

Table 8-3 PMODE Functions
PMODE Control Mode
0b PH/EN
1b PWM

The inputs can be set to static voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. Following diagram shows how the motor current flows through the H-bridge. The input pins can be powered before VM or VCC are applied.

GUID-3328670C-EFDE-4E8D-A2B0-1A796745B24E-low.svgFigure 8-1 H-Bridge Current Paths

The truth tables for each control mode are shown below. Note that these tables do not take into account the internal current regulation feature. Additionally, when an output changes from driving high to driving low (or driving low to driving high), dead time is automatically inserted to prevent shoot-through.

PH/EN mode allows for the H-bridge to be controlled with a speed and direction type of interface. The truth table for PH/EN mode is shown below.

Table 8-4 PH/EN Control Mode (PMODE = 0b)

nSLEEP

EnablePhaseOUT1OUT2Description

0

XXHigh-ZHigh-ZSleep Mode (H-bridge High-Z)

1

1

0

LHReverse (Current OUT2 → OUT1)

1

11HLForward (Current OUT1 → OUT2)

1

0XLLBrake; low-side slow decay
Note:

Enable refers to the EN pin when bridge control is external (I2C_BC=0b), and the I2C_EN_IN1 bit when bridge control is internal (I2C_BC=1b).

Phase refers to the PH pin when bridge control is external (I2C_BC=0b), and the I2C_PH_IN2 bit when bridge control is internal (I2C_BC=1b).

PWM mode allows for the H-bridge to enter the High-Z state while the device is awake. The truth table for PWM mode is shown below.

Table 8-5 PWM Control Mode (PMODE = 1b)

nSLEEP

Input1Input2OUT1OUT2Description

0

XXHigh-ZHigh-ZSleep Mode (H-bridge High-Z)

1

0

0

High-ZHigh-ZCoast (H-bridge High-Z)

1

01LHReverse (Current OUT2 → OUT1)

1

1

0HLForward (Current OUT1 → OUT2)

1

1

1

L

L

Brake; low-side slow decay
Note:

Input1 refers to the IN1 pin when bridge control is external (I2C_BC=0b), and the I2C_EN_IN1 bit when bridge control is internal (I2C_BC=1b).

Input2 refers to the IN2 pin when bridge control is external (I2C_BC=0b), and the I2C_PH_IN2 bit when bridge control is internal (I2C_BC=1b).

The following timing diagram shows the timing of the inputs and outputs of the motor driver.

GUID-20231024-SS0I-WRPH-4GJK-ZNM3PQSFD1PW-low.svg Figure 8-2 H-Bridge Timing Diagram

The tDEAD time is the time in the middle when the output is High-Z. The output pin voltage during tDEAD depends on the direction of the output current. If the current is sourced from the pin, the voltage is a diode voltage drop below ground. If the current is sunk to pin, the voltage is a diode voltage drop above VM. This diode is the body diode of the high-side or low-side FET.

The propagation delay time (tPD) is measured as the time between an input edge to output change. This time accounts for input deglitch time and other internal logic propagation delays. The input deglitch time prevents noise on the input pins from affecting the output state. Additional output slew delay timing accounts for FET turn on or turn off times (tRISE and tFALL).