SLVSDR9E October 2016 – January 2021 DRV8702-Q1 , DRV8703-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
If the voltage on the VM pin falls below the VM undervoltage lockout threshold voltage (VUVLO2), all FETs in the H-bridge are disabled, the charge pump is disabled, and the nFAULT pin is driven low. The VM_UVFL bit of the DRV8703-Q1 device is set. The operation resumes when the VM voltage rises above the UVLO2 threshold. The nFAULT pin is released after the operation resumes but the VM_UVFL bit on the DRV8703-Q1 device remains set until cleared by writing to the CLR_FLT bit.
The SPI settings on the DRV8703-Q1 device are not reset by this fault even though the output drivers are disabled. The settings are maintained and internal logic remains active until the VM voltage falls below the logic undervoltage threshold (VUVLO1).