SLVSEE8B November 2019 – May 2021 DRV8899-Q1
PRODUCTION DATA
Figure 7-16 shows the input structure for the logic-level pins STEP, DIR, nSLEEP, SDI, and SCLK.
Figure 7-17 shows the input structure for the logic-level pins DRVOFF, and nSCS.