SNLS397D October   2011  – April 2015 DS110DF410

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
  4. Typical Application Diagram
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Device Data Path Operation
      2. 8.3.2 Signal Detect
      3. 8.3.3 CTLE
      4. 8.3.4 DFE
      5. 8.3.5 Clock and Data Recovery
      6. 8.3.6 Output Driver
      7. 8.3.7 Device Configuration
        1. 8.3.7.1 Rate and Subrate Setting
    4. 8.4 Device Functional Modes
      1. 8.4.1 SMBus Master Mode and SMBus Slave Mode
      2. 8.4.2 Address Lines <ADDR_[3:0]>
      3. 8.4.3 SDA and SDC
      4. 8.4.4 Standards-Based Modes
        1. 8.4.4.1 Ref_mode 3 Mode (Reference Clock Required)
        2. 8.4.4.2 False Lock Detector Setting
        3. 8.4.4.3 Reference Clock In
        4. 8.4.4.4 Reference Clock Out
        5. 8.4.4.5 Driver Output Voltage
        6. 8.4.4.6 Driver Output De-Emphasis
        7. 8.4.4.7 Driver Output Rise/Fall Time
        8. 8.4.4.8 INT
        9. 8.4.4.9 LOCK_3, LOCK_2, LOCK_1, and LOCK_0
    5. 8.5 Programming
      1. 8.5.1  SMBus Strap Observation
      2. 8.5.2  Device Revision and Device ID
      3. 8.5.3  Control/Shared Register Reset
      4. 8.5.4  Interrupt Channel Flag Bits
      5. 8.5.5  SMBus Master Mode Control Bits
      6. 8.5.6  Resetting Individual Channels of the Retimer
      7. 8.5.7  Interrupt Status
      8. 8.5.8  Overriding the CTLE Boost Setting
      9. 8.5.9  Overriding the VCO Search Values
      10. 8.5.10 Overriding the Output Multiplexer
      11. 8.5.11 Overriding the VCO Divider Selection
      12. 8.5.12 Using the PRBS Generator
      13. 8.5.13 Using the Internal Eye Opening Monitor
      14. 8.5.14 Overriding the DFE Tap Weights and Polarities
      15. 8.5.15 Enabling Slow Rise/Fall Time on the Output Driver
      16. 8.5.16 Inverting the Output Polarity
      17. 8.5.17 Overriding the Figure of Merit for Adaptation
      18. 8.5.18 Setting the Rate and Subrate for Lock Acquisition
      19. 8.5.19 Setting the Adaptation/Lock Mode
      20. 8.5.20 Initiating Adaptation
      21. 8.5.21 Setting the Reference Enable Mode
      22. 8.5.22 Overriding the CTLE Settings Used for CTLE Adaptation
      23. 8.5.23 Setting the Output Differential Voltage
      24. 8.5.24 Setting the Output De-Emphasis Setting
    6. 8.6 Register Maps
      1. 8.6.1 Register Information
      2. 8.6.2 Bit Fields in the Register Set
      3. 8.6.3 Writing to and Reading from the Control/Shared Registers
      4. 8.6.4 Channel Select Register
      5. 8.6.5 Reading to and Writing from the Channel Registers
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DS110DF410 is a 4-channel retimer that supports many different data rates and application spaces.

The following sections describe the typical use cases and common implementation practices.

9.2 Typical Application

Figure 6 shows a typical system implementation, where the DS110DF410 is used both on the backplane and port side.

DS110DF410 30177080.gifFigure 6. Typical Application Diagram

9.2.1 Design Requirements

This section lists some critical areas for high speed printed circuit board design consideration and study.

  • Utilize 100-Ω differential impedance traces.
  • Back-drill connector vias and signal vias to minimize stub length.
  • Use reference plane vias to ensure a low inductance path for the return current.
  • Place AC-Coupling capacitors for the transmitter links near the receiver for that channel.
  • The maximum body size for AC-coupling capacitors is 0402.

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

  • Maximum power draw for PCB regulator selection. For this calculation use the maximum transient power supply current specified in the datasheet. The lock time for each channel is typically very short, so this power calculation should not be used for the thermal simulations of the PCB.
  • Maximum operational power for thermal calculations. For this calculation use the Average Power Consumption number in the datasheet.
  • Select a reference clock frequency and routing scheme.
  • Plan out channel connectivity. Be sure to note any desired polarity inversion routing in the board schematics.
  • Ensure that each device has a unique SMBus address if the control bus is shared with other devices or components.
  • Use the IBIS-AMI model for simple channel simulations before PCB layout is complete.

9.2.3 Application Curves

Figure 7 shows a typical output eye diagram for the DS110DF410 operating at 10.3125 Gbps with default VOD of 600mVp-p and de-emphasis setting of –2dB.

Figure 8 shows an example of Tx de-emphasis for a DS110DF410 operating at 10.3125 Gbps. In this example, the high speed output is configured for 600mVp-p VOD and de-emphasis is set to –4.5dB. An 8T pattern is used to evaluate the driver, which consists of 0xFF00.

DS110DF410 wvfrm03_DF410_DS_Tx_eye_10p3125G_snls398.gifFigure 7. Typical Output Eye Diagram for the DS110DF410 Operating at 10.3125 Gbps with Default VOD of 600mVp-p and De-emphasis Setting of –2dB
DS110DF410 wvfrm04_DF410_DS_Tx_8T_10p3125G_snls398.gifFigure 8. Example Of Tx De-emphasis for a DS110DF410 Operating at 10.3125 Gbps