DS90UB948-Q1can be configured to output 24-bit
color (RGB888) or 18-bit color (RGB666) with 2 different mapping schemes, shown in
Figure 7-18 and
Figure 7-19. Each frame
corresponds to a single pixel clock (PCLK) cycle. The LVDS clock output from CLK1± and
CLK2± follows a 4:3 duty cycle scheme, with each 28-bit pixel frame starting with two
LVDS bit clock periods high, three low, and ending with two high. The mapping scheme is
controlled by MODE_SEL0 pin or by Register (
Section 7.7).
Table 7-10
lists common industry standard naming conventions for these LVDS bit mapping
schemes.
Table 7-10 LVDS Formats
|
24 Bit Mode |
18 Bit Mode |
MAPSEL = H |
OLDI/SPWG/VESA |
4 Lane 18 Bit Mode |
MAPSEL = L |
JEIDA |
Standard 18 bit |