



INA2132

Dual, Low Power, Single-Supply DIFFERENCE AMPLIFIER

FEATURES

- DESIGNED FOR LOW COST
- LOW QUIESCENT CURRENT:
160 μ A per Amplifier
- WIDE POWER SUPPLY RANGE:
Single Supply: 2.7V to 36V
Dual Supplies: ± 1.35 V to ± 18 V
- LOW GAIN ERROR: $\pm 0.05\%$ max
- LOW NONLINEARITY: 0.001% max
- HIGH CMRR: 90dB
- HIGHLY VERSATILE CIRCUIT
- EASY TO USE
- SO-14 PACKAGE

DESCRIPTION


The INA2132 is a dual low power, unity-gain difference amplifier offering excellent value at very low cost. Each channel consists of a precision op amp with a laser-trimmed precision resistor network, providing accurate gain and high common-mode rejection. Excellent TCR tracking of the resistors maintains gain accuracy and common-mode rejection over temperature. The internal op amp's common-mode range extends to the negative supply—ideal for single-supply applications.

The difference amplifier is the foundation of many commonly used circuits. The INA2132 provides this circuit function without using an expensive precision resistor network. The INA2132 is available in the SO-14 surface-mount package and is specified for operation over the extended industrial temperature range, -40°C to $+85^{\circ}\text{C}$.

A single version of this product with similar specifications is also available. See the INA132 data sheet for details.

APPLICATIONS

- DIFFERENTIAL INPUT AMPLIFIER
- INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- $G = 1/2$ AMPLIFIER
- $G = 2$ AMPLIFIER
- SUMMING AMPLIFIER
- DIFFERENTIAL CURRENT RECEIVER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- BATTERY-POWERED SYSTEMS
- GROUND LOOP ELIMINATOR



SPECIFICATIONS: $V_S = \pm 15V$

At $T_A = +25^\circ\text{C}$, $R_L = 10\text{k}\Omega$ connected to ground, and reference pins connected to ground unless otherwise noted.

PARAMETER	CONDITIONS	INA2132U			INA2132UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE⁽¹⁾ Initial V_{OS} vs Temperature dV_{OS}/dT vs Power Supply PSRR vs Time Channel Separation ⁽²⁾	RTO $V_S = \pm 1.35V$ to $\pm 18V$ dc		± 75 ± 1 ± 5 0.3 0.04	± 250 ± 5 ± 30		*	± 500 ± 10 *	μV $\mu V/^\circ\text{C}$ $\mu V/V$ $\mu V/\text{mo}$ $\mu V/V$
INPUT IMPEDANCE⁽³⁾ Differential Common-Mode			80 40			*	*	$\text{k}\Omega$ $\text{k}\Omega$
INPUT VOLTAGE RANGE Common-Mode Voltage Range ⁽⁴⁾ Common-Mode Rejection Ratio CMRR	$V_O = 0V$ $V_{CM} = -30V$ to $28V$, $R_S = 0\Omega$	2 (V-) 80	90	2 (V+) -2	* 74	*	*	V dB
OUTPUT VOLTAGE NOISE⁽⁵⁾ $f = 0.1\text{Hz}$ to 10Hz $f = 1\text{kHz}$	RTO		1.6 65			*	*	μV_{p-p} $\text{nV}/\sqrt{\text{Hz}}$
GAIN Initial Error vs Temperature Nonlinearity	$V_O = -14V$ to $13.5V$ $V_O = -14V$ to $13.5V$		1 ± 0.01 ± 1 ± 0.0001	± 0.05 ± 10 ± 0.001		*	± 0.1 * ± 0.002	V/V % $\text{ppm}/^\circ\text{C}$ % of FS
OUTPUT Voltage, Positive Negative Positive Negative Current Limit, per Amplifier Capacitive Load (stable operation)	$R_L = 100\text{k}\Omega$ to Ground $R_L = 100\text{k}\Omega$ to Ground $R_L = 10\text{k}\Omega$ to Ground $R_L = 10\text{k}\Omega$ to Ground Continuous to Common	(V+) -1 (V-) +0.5 (V+) -1.5 (V-) +1	(V+) -0.8 (V-) +0.15 (V+) -0.8 (V-) +0.25 ± 12 10		*	*		V V V V mA nF
FREQUENCY RESPONSE Small-Signal Bandwidth Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	-3dB $V_O = 10V$ Step $V_O = 10V$ Step 50% Overdrive		300 0.1 85 88 7			*		kHz V/ μs μs μs μs
POWER SUPPLY Rated Voltage Voltage Range Quiescent Current (per amplifier) I_Q	V_S $I_O = 0\text{mA}$	± 1.35	± 15 ± 160	± 18 ± 185	*	*	*	V V μA
TEMPERATURE RANGE Specification Operation Storage Thermal Resistance θ_{JA}		-40 -55 -55		+85 +125 +125	*		*	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$

* Specifications the same as INA2132U.

NOTES: (1) Includes effects of amplifier's input bias and offset currents. (2) Measured output offset change of one channel for a full-scale swing ($V_O = -14V$ to $13.5V$) on the opposite channel. (3) $40\text{k}\Omega$ resistors are ratio matched but have $\pm 20\%$ absolute value. (4) 2 (V-) $-V_{REF} < V_{CM} < 2$ ((V+) -1) $-V_{REF}$. For more detail, see Applications Information section. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

SPECIFICATIONS: $V_S = +5V$ Single Supply


At $T_A = +25^\circ\text{C}$, $R_L = 10\text{k}\Omega$ connected to $V_S/2$, and reference pin connected to $V_S/2$, unless otherwise noted.

PARAMETER	CONDITIONS	INA2132U			INA2132UA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE⁽¹⁾	RTO							
Initial V_{OS}			± 150	± 500		*	± 750	μV
vs Temperature dV_{OS}/dT			± 2			*		$\mu\text{V}/^\circ\text{C}$
INPUT VOLTAGE RANGE								
Common-Mode Voltage Range ⁽²⁾		-2.5		+5.5	*		*	V
Common-Mode Rejection CMRR	$V_{CM} = -2.5\text{V to } +5.5\text{V}$, $R_S = 0\Omega$	80	90		74	*		dB
OUTPUT								
Voltage, Positive	$R_L = 100\text{k}\Omega$ to Ground	(V+) -1	(V+) -0.75		*	*		V
Negative	$R_L = 100\text{k}\Omega$ to Ground	+0.25	+0.06		*	*		V
Positive	$R_L = 10\text{k}\Omega$ to Ground	(V+) -1	(V+) -0.8		*	*		V
Negative	$R_L = 10\text{k}\Omega$ to Ground	+0.25	+0.12		*	*		V
POWER SUPPLY								
Rated Voltage V_S			+5			*		V
Voltage Range		+2.7		+36	*		*	V
Quiescent Current I_Q	$I_O = 0\text{mA}$		± 155	± 185		*	*	μA

* Specifications the same as INA2132U.

NOTE: (1) Includes effects of amplifier's input bias and offset currents. (2) $2(V-) - V_{REF} < V_{CM} < 2(V+) - V_{REF}$. For more detail, see Applications Information section.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_+ to V_-	36V
Input Voltage Range	$\pm 80\text{V}$
Output Short-Circuit (to ground)	Continuous
Operating Temperature	$-55^\circ\text{C to } +125^\circ\text{C}$
Storage Temperature	$-55^\circ\text{C to } +125^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.







PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
INA2132U	SO-14 Surface-Mount	235	$-40^\circ\text{C to } +85^\circ\text{C}$	INA2132U	INA2132U	Rails
"	"	"	"	"	INA2132U/2K5	Tape and Reel
INA2132UA	SO-14 Surface-Mount	235	$-40^\circ\text{C to } +85^\circ\text{C}$	INA2132UA	INA2132UA	Rails
"	"	"	"	"	INA2132UA/2K5	Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA2132U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.




TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$ and $V_S = \pm 15\text{V}$, unless otherwise noted.


0.1Hz to 10Hz PEAK-TO-PEAK
VOLTAGE NOISE




OFFSET VOLTAGE
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT
PRODUCTION DISTRIBUTION



APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA2132. Power supply bypass capacitors should be connected close to the device pins.

The differential input signal is connected to pins 2 and 3 (or pins 6 and 5) as shown. The source impedances connected to the inputs must be nearly equal to assure good common-mode rejection. An 8Ω mismatch in source impedance will degrade the common-mode rejection of a typical device to approximately 80dB. Gain accuracy will also be slightly affected. If the source has a known impedance mismatch, an additional resistor in series with one input can be used to preserve good common-mode rejection.

Do not interchange pins 3 and 14 (or pins 5 and 8) or pins 2 and 12 (or pins 6 and 10), even though nominal resistor values are equal. These resistors are laser-trimmed for precise resistor ratios to achieve accurate gain and highest CMRR. Interchanging these pins may not provide specified performance. As shown in Figure 1, sense line should be connected as close to the load as possible.




FIGURE 1. Basic Power Supply and Signal Connections.

To ensure valid operation of the differential amplifier, please note the following points:

- 1) $V_{OUT} = V_3 - V_2 + V_{REF}$
- 2) V_{OUT} must be within the specified linear range. For example, with $\pm 15V$ supplies and a 100kΩ load, the output will be defined by:

$$(V-) + 0.15V < V_{OUT} < (V+) - 0.8V$$

- 3) Input common-mode range at the nodes of the op amp must be $V- \leq V_{CM} \leq (V+) - 1$. To ensure that the inputs to the differential amp (+In and -In) meet this criteria, limit the common-mode voltage inputs to:

$$2 \cdot (V-) - V_{REF} < V_{CM} < 2 \cdot ((V+) - 1) - V_{REF}$$

In the case where V_{REF} is grounded, the equation simplifies to:

$$2 \cdot (V-) < V_{CM} < 2 \cdot ((V+) - 1)$$

For more information, see the typical performance curve titled "Input Common-Mode Voltage Range vs Output Voltage."

OPERATING VOLTAGE

The INA2132 operates from single (+2.7V to +36V) or dual ($\pm 1.35V$ to $\pm 18V$) supplies with excellent performance. Specifications are production tested with +5V and $\pm 15V$ supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Performance Curves.

The INA2132 can accurately measure differential signals that are beyond the power supply rails. Linear common-mode range extends to twice the negative power supply voltage and nearly twice the positive power supply voltage. Output phase reversal does not occur when the inputs to the internal operational amplifier are overloaded to either rail. See typical performance curve, "Common-Mode Range vs Output Voltage."

OFFSET VOLTAGE TRIM

The INA2132 is laser-trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 14 or pin 8), which is normally grounded. A voltage applied to the Ref terminal will be summed with the output signal. This can be used to null offset voltage. The source impedance of a signal applied to the Ref terminal should be less than 8Ω to maintain good common-mode rejection. To assure low impedance at the Ref terminal, the trim voltage can be buffered with an op amp, such as the OPA277.




FIGURE 2. Offset Adjustment.

CAPACITIVE LOAD DRIVE CAPABILITY

The INA2132 can drive large capacitive loads, even at low supplies. It is stable with a 10nF load. Refer to the “Small-Signal Step Response” and “Settling Time vs Load Capacitance” typical performance curves.

CHANNEL CROSSTALK

The two channels of the INA2132 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and is dependent on source impedance and signal characteristics. See the typical performance curve “Channel Separation vs Frequency” for more information.

Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Run the differential inputs of each channel parallel to each other or




FIGURE 3. Low Power, High Output Current Precision Difference Amplifier.




FIGURE 4. Differential Input Voltage-to-Current Converter for Low I_{OUT} .

directly adjacent on the top and bottom sides of a circuit board. Stray coupling then produces a common-mode signal which is rejected by the INA2132's input.




FIGURE 5. Differential Input Data Acquisition.




FIGURE 6. Digitally Controlled Gain of ± 1 Amplifier.




FIGURE 7. Precision Voltage-to-Current Converter with Differential Inputs.




FIGURE 8. Differential Output Difference Amplifier.




FIGURE 9. Precision Level Shifter.




FIGURE 10. Precision Instrumentation Amplifier.




FIGURE 11. Precision Inverting Unity-Gain Amplifier.




FIGURE 12. Precision Gain = 1/2 Amplifier.




FIGURE 13. Precision Average Value Amplifier.




FIGURE 14. Precision Unity-Gain Buffer.




FIGURE 15. Precision Gain = 2 Amplifier.




FIGURE 16. Precision Summing Amplifier.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA2132U	ACTIVE	SOIC	D	14	50	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	INA2132U A	Samples
INA2132U/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	INA2132U A	Samples
INA2132UA	ACTIVE	SOIC	D	14	50	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	INA2132U A	Samples
INA2132UA/2K5	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA2132U A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2132U/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA2132UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2132U/2K5	SOIC	D	14	2500	356.0	356.0	35.0
INA2132UA/2K5	SOIC	D	14	2500	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA2132U	D	SOIC	14	50	506.6	8	3940	4.32
INA2132UA	D	SOIC	14	50	506.6	8	3940	4.32

D0014A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated