SLLSER7 November   2015 ISO7330-Q1 , ISO7331-Q1

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics—5-V Supply
    6. 6.6  Supply Current Characteristics—5-V Supply
    7. 6.7  Electrical Characteristics—3.3-V Supply
    8. 6.8  Supply Current Characteristics—3.3-V Supply
    9. 6.9  Power Dissipation Characteristics
    10. 6.10 Switching Characteristics—5-V Supply
    11. 6.11 Switching Characteristics—3.3-V Supply
    12. 6.12 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 High Voltage Feature Description
        1. 8.3.1.1 Package Insulation Specifications
        2. 8.3.1.2 Insulation Characteristics
        3. 8.3.1.3 Regulatory Information
        4. 8.3.1.4 Safety Limiting Values
    4. 8.4 Device Functional Modes
      1. 8.4.1 Device I/O Schematics
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Typical Supply Current Equations
          1. 9.2.1.1.1 ISO7330-Q1
          2. 9.2.1.1.2 ISO7321-Q1
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations
      3. 9.2.3 Application Curves
      4. 9.2.4 Systems Examples
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 PCB Material
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Related Links
    3. 12.3 Community Resource
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DW|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO733x-Q1 family of devices uses single-ended TTL-logic switching technology. Its supply voltage range is from 3 V to 5.5 V for both supplies, VCC1 and VCC2. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7331-Q1 device combined with Texas Instruments' Piccolo™ microcontroller, analog-to-digital receiver, transformer driver, and voltage regulator can create an isolated serial peripheral interface (SPI) as shown in Figure 18.

ISO7330-Q1 ISO7331-Q1 typical_app_sllser7.gif
Multiple pins and discrete components are omitted for clarity.
Figure 18. Isolated SPI for an Analog Input Module With 16 Inputs and a Single Slave

9.2.1 Design Requirements

9.2.1.1 Typical Supply Current Equations

For the equations in this section, the following is true:

  • ICC1 and ICC2 are typical supply currents measured in mA
  • f is the data rate measured in Mbps
  • CL is the capacitive load measured in pF

9.2.1.1.1 ISO7330-Q1


At VCC1 = VCC2 = 5 V

Equation 1. ICC1 = 0.46544 + (0.006455 × f)
Equation 2. ICC2 = 2.28021 + (0.08242 × f) + (0.006237 × f × CL)


At VCC1 = VCC2 = 3.3 V

Equation 3. ICC1 = 0.29211 + (0.03588 × f)
Equation 4. ICC2 = 1.8414 + (0.02886 × f) + (0.00548 × f × CL)

9.2.1.1.2 ISO7321-Q1


At VCC1 = VCC2 = 5 V

Equation 5. ICC1 = 1.661 + (0.07916 × f) + (0.00169 × f × CL)
Equation 6. ICC2 = 2.04 + (0.0778 × f) + (0.00422 × f × CL)


At VCC1 = VCC2 = 3.3 V

Equation 7. ICC1 = 1.2402 + (0.03127 × f) + (0.001954 × f × CL)
Equation 8. ICC2 = 1.53839 + (0.02933 × f) + (0.0037285 × f × CL)

9.2.2 Detailed Design Procedure

9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO733x-Q1 family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

  • Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
  • Low-resistance connectivity of ESD cells to supply and ground pins.
  • Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
  • Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
  • PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
  • Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.2.3 Application Curves

The following typical eye diagrams of the ISO733x-Q1 family of devices indicate low jitter and wide open eye at the maximum data rate of 25 Mbps.

ISO7330-Q1 ISO7331-Q1 fig19_eye_diag_sllsek9.png Figure 19. Eye Diagram at 25 Mbps, 5 V and 25°C
ISO7330-Q1 ISO7331-Q1 fig20_eye_diag_sllsek9.png Figure 20. Eye Diagram at 25 Mbps, 3.3 V and 25°C

9.2.4 Systems Examples

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO733x-Q1 family of devices only requires two external bypass capacitors to operate.

ISO7330-Q1 ISO7331-Q1 ISO7330_hook_up_sllsek9.gif Figure 21. Typical ISO7330-Q1 Circuit Hook-up
ISO7330-Q1 ISO7331-Q1 ISO7331_hook_up_sllsek9.gif Figure 22. Typical ISO7331-Q1 Circuit Hook-up