SWRS298A December   2022  – March 2024 IWRL6432

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Functional Block Diagram
  6. 5 Device Comparison
    1. 5.1 Related Products
  7. 6 Terminal Configurations and Functions
    1. 6.1 Pin Diagrams
    2. 6.2 Signal Descriptions
      1.      11
      2.      12
      3.      13
      4.      14
      5.      15
      6.      16
      7.      17
      8.      18
      9.      19
      10.      20
      11.      21
      12.      22
      13.      23
      14.      24
      15.      25
      16.      26
      17.      27
    3.     28
  8. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Power-On Hours (POH)
    4. 7.4  Recommended Operating Conditions
    5. 7.5  VPP Specifications for One-Time Programmable (OTP) eFuses
      1. 7.5.1 Recommended Operating Conditions for OTP eFuse Programming
      2. 7.5.2 Hardware Requirements
      3. 7.5.3 Impact to Your Hardware Warranty
    6. 7.6  Power Supply Specifications
      1. 7.6.1 Power Optimized 3.3V I/O Topology
      2. 7.6.2 BOM Optimized 3.3V I/O Topology
      3. 7.6.3 Power Optimized 1.8V I/O Topology
      4. 7.6.4 BOM Optimized 1.8V I/O Topology
      5. 7.6.5 System Topologies
        1. 7.6.5.1 Power Topologies
          1. 7.6.5.1.1 BOM Optimized Mode
          2. 7.6.5.1.2 Power Optimized Mode
      6. 7.6.6 Internal LDO output decoupling capacitor and layout conditions for BOM optimized topology
        1. 7.6.6.1 Single-capacitor rail
          1. 7.6.6.1.1 1.2V Digital LDO
        2. 7.6.6.2 Two-capacitor rail
          1. 7.6.6.2.1 1.2V RF LDO
          2. 7.6.6.2.2 1.2V SRAM LDO
          3. 7.6.6.2.3 1.0V RF LDO
      7. 7.6.7 Noise and Ripple Specifications
    7. 7.7  Power Save Modes
      1. 7.7.1 Typical Power Consumption Numbers
    8. 7.8  Peak Current Requirement per Voltage Rail
    9. 7.9  RF Specification
    10. 7.10 Supported DFE Features
    11. 7.11 CPU Specifications
    12. 7.12 Thermal Resistance Characteristics
    13. 7.13 Timing and Switching Characteristics
      1. 7.13.1  Power Supply Sequencing and Reset Timing
      2. 7.13.2  Synchronized Frame Triggering
      3. 7.13.3  Input Clocks and Oscillators
        1. 7.13.3.1 Clock Specifications
      4. 7.13.4  MultiChannel buffered / Standard Serial Peripheral Interface (McSPI)
        1. 7.13.4.1 McSPI Features
        2. 7.13.4.2 SPI Timing Conditions
        3. 7.13.4.3 SPI—Controller Mode
          1. 7.13.4.3.1 Timing and Switching Requirements for SPI - Controller Mode
          2. 7.13.4.3.2 Timing and Switching Characteristics for SPI Output Timings—Controller Mode
        4. 7.13.4.4 SPI—Peripheral Mode
          1. 7.13.4.4.1 Timing and Switching Requirements for SPI - Peripheral Mode
          2. 7.13.4.4.2 Timing and Switching Characteristics for SPI Output Timings—Secondary Mode
      5. 7.13.5  RDIF Interface Configuration
        1. 7.13.5.1 RDIF Interface Timings
        2. 7.13.5.2 RDIF Data Format
      6. 7.13.6  General-Purpose Input/Output
        1. 7.13.6.1 Switching Characteristics for Output Timing versus Load Capacitance (CL)
      7. 7.13.7  Controller Area Network - Flexible Data-rate (CAN-FD)
        1. 7.13.7.1 Dynamic Characteristics for the CANx TX and RX Pins
      8. 7.13.8  Serial Communication Interface (SCI)
        1. 7.13.8.1 SCI Timing Requirements
      9. 7.13.9  Inter-Integrated Circuit Interface (I2C)
        1. 7.13.9.1 I2C Timing Requirements
      10. 7.13.10 Quad Serial Peripheral Interface (QSPI)
        1. 7.13.10.1 QSPI Timing Conditions
        2. 7.13.10.2 Timing Requirements for QSPI Input (Read) Timings
        3. 7.13.10.3 QSPI Switching Characteristics
      11. 7.13.11 JTAG Interface
        1. 7.13.11.1 JTAG Timing Conditions
        2. 7.13.11.2 Timing Requirements for IEEE 1149.1 JTAG
        3. 7.13.11.3 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Subsystems
      1. 8.3.1 RF and Analog Subsystem
      2. 8.3.2 Clock Subsystem
      3. 8.3.3 Transmit Subsystem
      4. 8.3.4 Receive Subsystem
      5. 8.3.5 Processor Subsystem
      6. 8.3.6 Host Interface
      7. 8.3.7 Application Subsystem Cortex-M4F
      8. 8.3.8 Hardware Accelerator (HWA1.2) Features
        1. 8.3.8.1 Hardware Accelerator Feature Differences Between HWA1.1 and HWA1.2
    4. 8.4 Other Subsystems
      1. 8.4.1 GPADC Channels (Service) for User Application
      2. 8.4.2 GPADC Parameters
    5. 8.5 Memory Partitioning Options
    6. 8.6 Boot Modes
  10. 9 Monitoring and Diagnostics
  11. 10Applications, Implementation, and Layout
    1. 10.1 Application Information
    2. 10.2 Reference Schematic
  12. 11Device and Documentation Support
    1. 11.1 Device Nomenclature
    2. 11.2 Tools and Software
    3. 11.3 Documentation Support
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  13. 12Revision History
  14. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
  • AMF|102
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5 Device Comparison

The following table compares the features of radar devices.

FUNCTION

IWRL6432

 IWRL1432 IWR6843AOP(1) IWR6843(1)

IWR6443

 IWR1843AOP IWR1843(1) IWR1642 IWR1443
Antenna on Package (AOP) - - Yes - - Yes - -
Number of receivers

3

 3 4 4 4 4 4 4 4
Number of transmitters 2 2 3(2) 3(2) 3(2) 3(2) 3(2) 2 3
RF frequency range

57 to 64GHz

 76 to 81GHz 60 to 64 GHz 60 to 64 GHz 60 to 64GHz 76 to 81GHz 76 to 81 GHz 76 to 81 GHz 76 to 81 GHz
On-chip memory

1MB

 1MB 1.75MB 1.75MB 1.4MB 2MB 2MB 1.5MB 576KB
Max I/F (Intermediate Frequency) (MHz)

5

 5 10 10 10 10 10 5 15
Max real sampling rate (Msps)

12.5

 12.5 25 25 25 25 25 12.5 37.5
Max complex sampling rate (Msps) - - 12.5 12.5 12.5 12.5 12.5 6.25 18.75
Safety and Security
Functional Safety -Compliance SIL-2 Targeted SIL-2 Targeted(3) SIL-2 SIL-2 - SIL-2 Targeted(3) SIL-2 - -
Device Security(4) - - Yes Yes Yes Yes Yes Yes -
Processors
MCU M4F M4F R4F R4F R4F R4F R4F R4F R4F
DSP - - C674x C674x - C674x C674x C674x -
HWA Yes Yes Yes Yes Yes Yes Yes - Yes
Peripherals
Serial Peripheral Interface (SPI) ports 2 2 2 2 2 2 2 2 1
Quad Serial Peripheral Interface (QSPI) Yes Yes Yes Yes Yes Yes Yes Yes Yes
Inter-Integrated Circuit (I2C) interface 1 1 1 1 1 1 1 1 1
Controller Area Network (DCAN) interface - - - - - Yes Yes Yes Yes
Controller Area Network (CAN-FD) interface Yes Yes Yes Yes Yes Yes Yes - -
Trace - - Yes Yes - Yes Yes Yes -
PWM Yes Yes Yes Yes Yes Yes Yes Yes -

DMM Interface

 - - Yes Yes Yes Yes Yes Yes -
Hardware In Loop (HIL/DMM) - - Yes Yes Yes Yes Yes Yes -
GPADC Yes Yes Yes Yes Yes Yes Yes Yes Yes
ADC Raw Data Capture RDIF RDIF LVDS LVDS LVDS LVDS LVDS LVDS LVDS
UART 2 2 2 2 2 2 2 2 2
1V bypass mode N/A N/A Yes Yes Yes Yes Yes Yes Yes
JTAG Yes Yes Yes Yes Yes Yes Yes Yes Yes
Number of TX that can be used simultaneously 2 2 3 3 3 3 3 2 2
Per Chirp configurable TX phase shifter BPM only BPM only Yes(5) Yes(5) Yes(5) Yes(5) Yes(5) BPM only BPM only
Product status Product Preview (PP), Advance Information (AI), or Production Data (PD) PD(6) AI PD(6) PD(6) PD(6) PD(6) PD(6) PD(6) PD(6)
(1) Developed for Functional Safety applications, the device supports hardware integrity up to SIL-2. Refer to the related documentation for more details. Non-Functional Safety Variants are also available for IWRL6432 device.
(2) 3 Tx Simultaneous operation is supported only with 1V LDO bypass and PA LDO disable mode. In this mode, the 1V supply needs to be fed on the VOUT PA pin.
(3) As the certification may get secured at different times and post certificate the target would be updated to “compliant” from “compliance targeted” only in related datasheets, please refer to the respective datasheets for most recent compliance status.
(4) Device security features including Secure Boot and Customer Programmable Keys are available in select devices for only select part variants as indicated by the Device Type identifier in Section 3, Device Information table.
(5) 6 bits linear Phase Shifter.
(6) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty.