The LM27762 delivers very low-noise positive and negative outputs that are adjustable between ±1.5 V and ±5 V. Input-voltage range is from 2.7 V to 5.5 V, and output current goes up to ±250 mA. With an operating current of only 390 µA and 0.5-µA typical shutdown current, the LM27762 provides ideal performance for power amplifier and DAC bias and other high-current, low-noise negative voltage needs. The device provides a small solution size with few external components.
Negative voltage is generated by a regulated inverting charge pump followed by a low-noise negative LDO. The inverting charge pump of the LM27762 device operates at 2-MHz (typical) switching frequency to reduce output resistance and voltage ripple. Positive voltage is generated from the input by a low-noise positive LDO.
Positive and negative outputs of LM27762 have dedicated enable inputs. These outputs support independent timing for the positive and negative rails for specific system power-sequence needs. Enable inputs can be also shorted together and connected to the input voltage. The LM27762 has an optional Power Good feature.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
LM27762 | WSON (12) | 2.00 mm × 3.00 mm |
space
Changes from A Revision (September 2016) to B Revision
Changes from * Revision (July 2016) to A Revision
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NAME | NUMBER | ||
C1+ | 10 | Power | Positive terminal for C1 |
C1– | 9 | Power | Negative terminal for C1 |
CP | 5 | Power | Negative unregulated output voltage |
EN+ | 12 | Input | Enable input for the positive LDO, Active high |
EN– | 8 | Input | Enable input for the charge pump and negative LDO, Active high |
FB+ | 2 | Power | Feedback input. Connect FB+ to an external resistor divider between OUT+ and GND. DO NOT leave unconnected. |
FB– | 7 | Power | Feedback input. Connect FB– to an external resistor divider between OUT– and GND. DO NOT leave unconnected. |
GND | 4 | Ground | Ground |
OUT+ | 11 | Power | Regulated positive output voltage |
OUT– | 6 | Power | Regulated negative output voltage |
PGOOD | 1 | Output | Power Good flag; open drain; Logic 0 = power good, Logic 1 = power not good. Connect to ground if not used. |
VIN | 3 | Power | Positive power supply input |
Thermal Pad | — | Ground | Ground. DO NOT leave unconnected. |
MIN | MAX | UNIT | ||
---|---|---|---|---|
VIN to GND or GND to VOUT | 5.8 | V | ||
EN+, EN- | GND − 0.3 | VIN | V | |
CPOUT, OUT+ and OUT- , continuous output current | 300 | mA | ||
OUT+, OUT- short-circuit duration to GND(3) | 1 | s | ||
Continuous power dissipation(4) | Internally limited | |||
TJMAX(4) | 150 | °C | ||
Operating input voltage, VIN | 2.7 | 5.5 | V | |
Operating output current, IOUT | 0 | 250 | mA | |
Operating ambient temperature, TA | –40 | 85 | °C | |
Operating junction temperature, TJ | –40 | 125 | °C | |
Storage temperature, Tstg | –65 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±1000 | V |
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | ±250 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
Operating ambient temperature, TA | –40 | 85 | °C | |
Operating junction temperature, TJ | –40 | 125 | °C |
THERMAL METRIC(1) | LM27762 | UNIT | |
---|---|---|---|
DSS (WSON) | |||
12 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 62.2 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 54.7 | °C/W |
RθJB | Junction-to-board thermal resistance | 25.6 | °C/W |
ψJT | Junction-to-top characterization parameter | 1.8 | °C/W |
ψJB | Junction-to-board characterization parameter | 25.6 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | 9.2 | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
IQ | Supply current | Open circuit, no load, EN+, EN– connected to VIN. (1) | 390 | µA | ||
ISD | Shutdown supply current | 0.5 | 5 | µA | ||
ƒSW | Switching frequency | VIN = 3.6 V | 1.7 | 2 | 2.3 | MHz |
RNEG | Output resistance to CPOUT | VIN = 5.5 V, IL = 100 mA | 2.5 | Ω | ||
VLDO– | LDO dropout voltage | IL = 100 mA, VOUT– = −5 V | 30 | mV | ||
PSRR | Power supply rejection ratio, OUT– | IL = 100 mA, VOUT– = −1.8 V, 10 kHz | 50 | dB | ||
VN– | Output noise voltage | IL = 80 mA, 10 Hz to 100 kHz | 22 | µVRMS | ||
VFB– | Feedback pin reference voltage | –1.238 | –1.22 | –1.202 | V | |
VOUT– | Adjustable output voltage | 5.5 V ≥ VIN ≥ 2.7 V | –5 | –1.5 | V | |
Load regulation | 0 to 250 mA, VOUT = –1.8 V | 34 | µV/mA | |||
Line regulation | 5 V ≥ VIN ≥ 2.7 V, IL = 50 mA | 1.5 | mV/V | |||
VLDO+ | LDO dropout voltage | IL = 100 mA, VOUT = 5 V | 45 | mV | ||
PSRR | Power supply rejection ratio, OUT+ | IL = 100 mA, VOUT+ = 1.8 V, 10 kHz | 43 | dB | ||
VN+ | Output noise voltage | IL = 80 mA, 10 Hz to 100 kHz | 22 | µVRMS | ||
VFB+ | Feedback pin reference voltage | 1.182 | 1.2 | 1.218 | V | |
VOUT+ | Adjustable output voltage | 5.5 V ≥ VIN ≥ 2.7 V | 1.5 | 5 | V | |
Load regulation | 0 to 250 mA, VOUT = 1.8 V | 11 | µV/mA | |||
Line regulation | 5 V ≥ VIN ≥ 2.7 V, IL = 50 mA | 1.9 | mV/V | |||
VIH | Enable pin input voltage high | 5.5 V ≥ VIN ≥ 2.7 V | 1.2 | V | ||
VIL | Enable pin input voltage low | 5.5 V ≥ VIN ≥ 2.7 V | 0.4 | V |
VIN = 3.7 V | VOUT = ±3 V | |
VOUT = ± 3.3 V | ||
VOUT = –3.3 V | ||
VIN = 4.3 V | VOUT = –3.3 V | |
VIN = 5.5 V | ||
VOUT = ±3 V | IOUT = ±100 mA | |
VIN = 5.5 V | ||
VOUT = 3.3 V | ||
VIN = 4.3 V | VOUT = 3.3 V | |