SLOS059 - JULY 1979 - REVISED SEPTEMBER 1990

- Wide Range of Supply Voltages, Single or Dual Supplies
- Wide Bandwidth
- Large Output Voltage Swing
- Output Short-Circuit Protection
- Internal Frequency Compensation
- Low Input Bias Current
- Designed to Be Interchangeable With National Semiconductor LM2900 and LM3900, Respectively


N PACKAGE (TOP VIEW) 1IN+[V_{CC} 2IN+∏ 2 13 3IN+ 2IN-[] 3 12 ¶ 4IN+ ∏ 4IN− 10UT 1 40UT 5 10 1IN−[3OUT 6 9 **GND**] 3IN− 8

description


These devices consist of four independent, highgain frequency-compensated Norton operational amplifiers that were designed specifically to operate from a single supply over a wide range of voltages. Operation from split supplies is also possible. The low supply current drain is essentially independent of the magnitude of the supply voltage. These devices provide wide bandwidth and large output voltage swing.

The LM2900 is characterized for operation from -40°C to 85°C, and the LM3900 is characterized for operation from 0°C to 70°C.

symbol (each amplifier)



schematic (each amplifier)





LM2900, LM3900 **QUADRUPLE NORTON OPERATIONAL AMPLIFIERS**

SLOS059 - JULY 1979 - REVISED SEPTEMBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	LM2900	LM3900	UNIT
Supply voltage, V _{CC} (see Note 1)	36	36	V
Input current	20	20	mA
Duration of output short circuit (one amplifier) to ground at (or below) 25°C free-air temperature (see Note 2)	unlimited	unlimited	
Continuous total dissipation	See Dissi	ipation Rating	Table
Operating free-air temperature range	-40 to 85	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	260	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
 - 2. Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \leq 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

	LM2	900	LM3	UNIT	
	MIN	MIN MAX		MAX	UNIT
Supply voltage, V _{CC} (single supply)	4.5	32	4.5	32	V
Supply voltage, V _{CC+} (dual supply)	2.2	16	2.2	16	V
Supply voltage, V _{CC} (dual supply)	-2.2	-16	-2.2	-16	V
Input current (see Note 3)		-1		-1	mA
Operating free-air temperature, TA	-40	85	0	70	°C

NOTE 3: Clamp transistors are included that prevent the input voltages from swinging below ground more than approximately -0.3 V. The negative input currents that may result from large signal overdrive with capacitive input coupling must be limited externally to values of approximately -1 mA. Negative input currents in excess of -4 mA causes the output voltage to drop to a low voltage. These values apply for any one of the input terminals. If more than one of the input terminals are simultaneously driven negative, maximum currents are reduced. Common-mode current biasing can be used to prevent negative input voltages.



SLOS059 - JULY 1979 - REVISED SEPTEMBER 1990

electrical characteristics, V_{CC} = 15 V, T_A = 25°C (unless otherwise noted)

DADAMETED		ONDITIONS [†]	l	LM2900		I	UNIT		
FARAMETER	TEST	ONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Input hige current (inverting input)	J 0	T _A = 25°C		30	200		30	200	nA
input bias current (inverting input)	11+-0	T _A = Full range		300			300		11/4
Mirror gain		•	0.9		1.1	0.9		1.1	μΑ/μΑ
Change in mirror gain	See Note 4	, ,		2%	5%		2%	5%	
Mirror current	V _{I +} = V _{I -} , See Note 4	T _A = Full range,		10	500		10	500	μΑ
Large-signal differential voltage amplification	V _O = 10 V, f = 100 Hz	$R_L = 10 \text{ k}\Omega$,	1.2	2.8		1.2	2.8		V/mV
Input resistance (inverting input)				1			1		МΩ
Output resistance				8			8		kΩ
Unity-gain bandwidth (inverting input)				2.5			2.5		MHz
Supply voltage rejection ratio (ΔV_{CC} / ΔV_{IO})				70			70		dB
	lı = 0	$R_L = 2 k\Omega$	13.5			13.5			
High-level output voltage	I = 0	V _{CC} = 30 V, No load		29.5			29.5		V
Low-level output voltage	$I_{ +} = 0,$ $R_{L} = 2 k\Omega$	$I_{I} = 10 \mu A$,		0.09	0.2		0.09	0.2	V
Short-circuit output current (output internally high)	$I_{I+} = 0,$ $V_{O} = 0$	I _I _= 0,	-6	-18		-6	-10		mA
Pulldown current			0.5	1.3		0.5	1.3		mA
Low-level output current‡	I _{I —} = 5 μA	V _{OL} = 1 V		5			5		mA
Supply current (four amplifiers)	No load			6.2	10		6.2	10	mA
	Change in mirror gain Mirror current Large-signal differential voltage amplification Input resistance (inverting input) Output resistance Unity-gain bandwidth (inverting input) Supply voltage rejection ratio (ΔV _{CC} /ΔV _{IO}) High-level output voltage Low-level output voltage Short-circuit output current (output internally high) Pulldown current Low-level output current [‡]	Input bias current (inverting input) $ \begin{aligned} & I_{I+} = 0 \\ & \text{Mirror gain} & I_{I+} = 20 \ \mu\text{A to} \\ & T_A = \text{Full rang} \\ & \text{See Note 4} \end{aligned} $ $ \begin{aligned} & \text{Mirror current} & \text{VI}_{I+} = V_{I-}, \\ & \text{See Note 4} \end{aligned} $ $ \begin{aligned} & \text{Large-signal differential} \\ & \text{voltage amplification} & \text{VO}_{I-} = 10 \ \text{V}, \\ & \text{f}_{I-} = 100 \ \text{Hz} \end{aligned} $ $ \begin{aligned} & \text{Input resistance} & \text{(inverting input)} \end{aligned} $ $ \begin{aligned} & \text{Output resistance} & \text{Unity-gain bandwidth (inverting input)} \end{aligned} $ $ \begin{aligned} & \text{Supply voltage rejection ratio} & \text{(}\Delta\text{V}_{CC} \ /}\Delta\text{V}_{IO} \end{aligned} $ $ \begin{aligned} & \text{High-level output voltage} & \text{II}_{I+} = 0, \\ & \text{II}_{I-} = 0 \end{aligned} $ $ \begin{aligned} & \text{Low-level output current} & \text{II}_{I+} = 0, \\ & \text{VO}_{I-} = 0 \end{aligned} $ $ \end{aligned} $ $ \begin{aligned} & \text{Pulldown current} \end{aligned} $ $ \end{aligned} $ $ \begin{aligned} & \text{II}_{I+} = 0, \\ & \text{VO}_{I-} = 0 \end{aligned} $ $ \end{aligned}$	Input bias current (inverting input) $I_{I+} = 0 \qquad \frac{T_A = 25^{\circ}C}{T_A = \text{Full range}}$ Mirror gain $I_{I+} = 20 \mu \text{A to } 200 \mu \text{A}$ $T_A = \text{Full range},$ See Note 4 $V_{I+} = V_{I-},$ See Note 4 $V_{O} = 10 \text{ V},$ fee 100 Hz $V_{O} = 10 \text{ V},$ ffee 100 Hz $V_{O} = $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input bias current (inverting input) $I_{1+} = 0 \qquad \frac{T_A = 25^{\circ}C}{T_A = Full range} \qquad 300$ Mirror gain $I_{1+} = 20 \ \mu A \ to \ 200 \ \mu A$ $T_A = Full range,$ $See \ Note \ 4 \qquad 2\%$ Mirror current $V_{1+} = V_{1-},$ $See \ Note \ 4 \qquad T_A = Full range,$ $See \ Note \ 4 \qquad 2\%$ Mirror current $V_{1+} = V_{1-},$ $See \ Note \ 4 \qquad T_A = Full range,$ $See \ Note \ 4 \qquad 10$ $Large-signal \ differential voltage \ amplification \qquad V_O = 10 \ V,$ $f = 100 \ Hz \qquad 1.2 \qquad 2.8$ Input resistance (inverting input) 0 Output resistance (inverting input) 0 Output resistance 0 Unity-gain bandwidth (inverting input) 0 Supply voltage rejection ratio $(\Delta V_{CC} / \Delta V_{IO})$ $I_{1+} = 0,$ $I_{1-} = 0 \qquad V_{CC} = 30 \ V,$ $No \ load$ $1 = 10 \ \mu A,$ $R_L = 2 \ k\Omega \qquad 13.5$ $V_CC = 30 \ V,$ $No \ load$ $V_C = 30 \ V,$ $No \ load$ $V_C = 30 \ V,$ $No \ load$ $V_C = 30 \ V,$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

TAll characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified. Full range for T_A is -40°C to 85°C for LM2900 and 0°C to 70°C for LM3900.


operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$


	PARAMETER	R		TEST CONDITIO	MIN	TYP	MAX	UNIT	
SR	CD Claw rate at unity gain	Low-to-high output	Vo = 10 V.	C 100 pE	$R_1 = 2 k\Omega$		0.5		V/uo
SK	Slew rate at unity gain	High-to-low output	vO = 10 v,	$C_L = 100 \text{ pF},$	R _L = 2 kΩ		20		V/μs

[‡] The output current-sink capability can be increased for large-signal conditions by overdriving the inverting input.

NOTE 4: These parameters are measured with the output balanced midway between VCC and GND.

TYPICAL CHARACTERISTICS[†]









Figure 3



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]

LARGE SIGNAL **DIFFERENTIAL VOLTAGE AMPLIFICATION**




Figure 5

SUPPLY VOLTAGE REJECTION RATIO




Figure 6

PEAK-TO-PEAK OUTPUT VOLTAGE





Figure 7


SHORT-CIRCUIT OUTPUT CURRENT (OUTPUT INTERNALLY HIGH)



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS[†]



125

100

T_A – Free-Air Temperature –°C Figure 11



No Load

15

V_{CC} - Supply Voltage - V

Figure 12

30

0

- 50


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

APPLICATION INFORMATION

Norton (or current-differencing) amplifiers can be used in most standard general-purpose operational amplifier applications. Performance as a dc amplifier in a single-power-supply mode is not as precise as a standard integrated-circuit operational amplifier operating from dual supplies. Operation of the amplifier can best be understood by noting that input currents are differenced at the inverting input terminal and this current then flows through the external feedback resistor to produce the output voltage. Common-mode current biasing is generally useful to allow operating with signal levels near (or even below) ground.

Internal transistors clamp negative input voltages at approximately -0.3 V but the magnitude of current flow has to be limited by the external input network. For operation at high temperature, this limit should be approximately $-100 \, \mu A$.

Noise immunity of a Norton amplifier is less than that of standard bipolar amplifiers. Circuit layout is more critical since coupling from the output to the noninverting input can cause oscillations. Care must also be exercised when driving either input from a low-impedance source. A limiting resistor should be placed in series with the input lead to limit the peak input current. Current up to 20 mA will not damage the device, but the current mirror on the noninverting input will saturate and cause a loss of mirror gain at higher current levels, especially at high operating temperatures.



I_O ≈ 1 mA per input volt

Figure 13. Voltage-Controlled Current Source




Figure 14. Voltage-Controlled Current Sink

6-Apr-2024

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2900D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM2900	Samples
LM2900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM2900	Samples
LM2900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM2900	Samples
LM2900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LM2900	Samples
LM2900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LM2900N	Samples
LM2900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LM2900N	Samples
LM2900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LM2900N	Samples
LM3900D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM3900	Samples
LM3900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM3900N	Samples
LM3900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM3900N	Samples
LM3900N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LM3900N	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2900DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM3900DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com 27-Feb-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2900DR	SOIC	D	14	2500	356.0	356.0	35.0
LM3900DR	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Feb-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM2900D	D	SOIC	14	50	506.6	8	3940	4.32
LM2900N	N	PDIP	14	25	506	13.97	11230	4.32
LM3900D	D	SOIC	14	50	506.6	8	3940	4.32
LM3900N	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated