SNVSB88A August   2021  – October 2021 LM5158-Q1 , LM51581-Q1

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1  Line Undervoltage Lockout (EN/UVLO/SYNC Pin)
      2. 9.3.2  High Voltage VCC Regulator (BIAS, VCC Pin)
      3. 9.3.3  Soft Start (SS Pin)
      4. 9.3.4  Switching Frequency (RT Pin)
      5. 9.3.5  Dual Random Spread Spectrum – DRSS (MODE Pin)
      6. 9.3.6  Clock Synchronization (EN/UVLO/SYNC Pin)
      7. 9.3.7  Current Sense and Slope Compensation
      8. 9.3.8  Current Limit and Minimum On Time
      9. 9.3.9  Feedback and Error Amplifier (FB, COMP Pin)
      10. 9.3.10 Power-Good Indicator (PGOOD Pin)
      11. 9.3.11 Hiccup Mode Overload Protection (MODE Pin)
      12. 9.3.12 Maximum Duty Cycle Limit and Minimum Input Supply Voltage
      13. 9.3.13 Internal MOSFET (SW Pin)
      14. 9.3.14 Overvoltage Protection (OVP)
      15. 9.3.15 Thermal Shutdown (TSD)
    4. 9.4 Device Functional Modes
      1. 9.4.1 Shutdown Mode
      2. 9.4.2 Standby Mode
      3. 9.4.3 Run Mode
        1. 9.4.3.1 Spread Spectrum Enabled
        2. 9.4.3.2 Hiccup Mode Protection Enabled
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Boost Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Custom Design With WEBENCH® Tools
        2. 10.2.2.2 Recommended Components
        3. 10.2.2.3 Inductor Selection (LM)
        4. 10.2.2.4 Output Capacitor (COUT)
        5. 10.2.2.5 Input Capacitor
        6. 10.2.2.6 Diode Selection
      3. 10.2.3 Application Curve
    3. 10.3 System Examples
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Examples
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Third-Party Products Disclaimer
      2. 13.1.2 Development Support
        1. 13.1.2.1 Custom Design With WEBENCH® Tools
    2. 13.2 Documentation Support
      1. 13.2.1 Related Documentation
    3. 13.3 Receiving Notification of Documentation Updates
    4. 13.4 Support Resources
    5. 13.5 Trademarks
    6. 13.6 Electrostatic Discharge Caution
    7. 13.7 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.5 Electrical Characteristics

Typical values correspond to TJ = 25°C. Minimum and maximum limits apply over TJ = –40°C to 150°C. Unless otherwise stated, VBIAS = 12 V, RT = 9.09 kΩ
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY CURRENT
ISHUTDOWN(BIAS) BIAS shutdown current VBIAS = 12 V, VUVLO = 0 V 2.6 5 μA
IOPERATING(BIAS) BIAS operating current VBIAS = 12 V, VUVLO = 2.0 V, VFB = VREF, RT = 220 kΩ 670 850 μA
VCC REGULATOR
VVCC-REG VCC regulation VBIAS = 8 V, IVCC = 18 mA 4.66 4.9 5.14 V
VVCC-UVLO(RISING) VCC UVLO threshold VCC rising 3.05 3.10 3.15 V
VCC UVLO hysteresis VCC falling 0.1 V
ENABLE
VEN(RISING) Enable threshold EN rising 0.4 0.52 0.7 V
VEN(FALLING) Enable threshold EN falling 0.33 0.49 0.63 V
VEN(HYS) Enable hysteresis EN falling 0.03 V
UVLO/SYNC
VUVLO(RISING) UVLO / SYNC threshold UVLO rising 1.425 1.5 1.575 V
VUVLO(FALLING) UVLO / SYNC threshold UVLO falling 1.370 1.45 1.520 V
VUVLO(HYS) UVLO / SYNC threshold hysteresis UVLO falling 0.05 V
IUVLO UVLO hysteresis current VUVLO = 1.6 V 4 5 6 μA
MODE, SPREAD SPECTRUM
FSW modulation (upper limit) 7.8%
FSW modulation (lower limit) –7.8%
SOFT START
ISS Soft-start current 9 10 11 μA
SS pulldown switch RDSON 50 Ω
PULSE WIDTH MODULATION
fsw1 Switching frequency RT = 220 kΩ 85 100 115 kHz
fsw2 Switching frequency RT = 49.3 kΩ 388 440 492 kHz
fsw3 Switching frequency RT = 9.09 kΩ 1980 2200 2420 kHz
tON(MIN) Minimum on time RT = 9.09 kΩ 80 ns
DMAX1 Maximum duty cycle limit RT = 9.09 kΩ 80% 85% 90%
DMAX2 Maximum duty cycle limit RT = 220 kΩ 90% 93% 96%
RT regulation voltage 0.5 V
CURRENT LIMIT
ILIM Internal MOSFET current limit LM5158-Q1 3.26 3.75 4.24 A
Internal MOSFET current limit LM51581-Q1 1.63 1.875 2.12 A
HICCUP MODE PROTECTION
Hiccup enable cycles 64 Cycles
Hiccup timer reset cycles 8 Cycles
ERROR AMPLIFIER
VREF FB reference 0.99 1 1.01 V
Gm Transconductance 2 mA/V
COMP sourcing current VCOMP = 1.2 V 180 μA
COMP clamp voltage COMP rising (VUVLO = 2.0 V) 2.5 2.8 V
COMP clamp voltage COMP falling 1 1.1 V
ACS ΔVCOMP / ΔISW 0.19
OVP
VOVTH Overvoltage threshold FB rising (reference to VREF) 107% 110% 113%
Overvoltage threshold FB falling (reference to VREF) 105%
PGOOD
PGOOD pulldown switch RDSON 1-mA sinking 70 Ω
VUVTH Undervoltage threshold FB falling (reference to VREF) 87% 90% 93%
Undervoltage threshold FB rising (reference to VREF) 95%
POWER SWITCH
rDS(ON) Internal MOSFET on-resistance VBIAS = 12 V 133 290 mΩ
VBIAS = 3.5 V 138 300 mΩ
Leakage current VSW = 12 V 1100 nA
THERMAL SHUTDOWN
TTSD Thermal shutdown threshold Temperature rising 175 °C
Thermal shutdown hysteresis 15 °C