SNVSAR0 November   2016 LM53602 , LM53603

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 System Characteristics
    7. 7.7 Timing Requirements
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 RESET Flag Output
      2. 8.3.2 Enable and Start-Up
      3. 8.3.3 Current Limit
      4. 8.3.4 Synchronizing Input
      5. 8.3.5 Input Supply Current
      6. 8.3.6 UVLO and TSD
    4. 8.4 Device Functional Modes
      1. 8.4.1 AUTO Mode
      2. 8.4.2 FPWM Mode
      3. 8.4.3 Dropout
      4. 8.4.4 Input Voltage Frequency Fold-Back
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Typical and Full-Featured Industrial Application Circuits
        1. 9.2.1.1 Design Parameters
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Setting the Output Voltage
          2. 9.2.1.2.2 Output Capacitors
          3. 9.2.1.2.3 Input Capacitors
          4. 9.2.1.2.4 Inductor
          5. 9.2.1.2.5 VCC
          6. 9.2.1.2.6 BIAS
          7. 9.2.1.2.7 CBOOT
          8. 9.2.1.2.8 Maximum Ambient Temperature
        3. 9.2.1.3 Application Curves
    3. 9.3 Typical Adjustable Industrial Application Circuit
      1. 9.3.1 Design Parameters for Typical Adjustable Output Industrial Power Supply
    4. 9.4 Do's and Don't's
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Ground and Thermal Plane Considerations
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
      2. 12.1.2 Developmental Support
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Related Links
    4. 12.4 Receiving Notification of Documentation Updates
    5. 12.5 Community Resources
    6. 12.6 Trademarks
    7. 12.7 Electrostatic Discharge Caution
    8. 12.8 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

11 Layout

11.1 Layout Guidelines

The PCB layout of any DC-DC converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the regulator is dependent on the PCB layout, to a great extent. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor and power ground, as shown in Figure 46. This loop carries fast transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop should be wide and short, and the loop area as small as possible to reduce the parasitic inductance. Figure 47 shows a recommended layout for the critical components of the LM53603. This PCB layout is a good guide for any specific application. The following important guidelines must also be followed:

  1. Place the input capacitor(s) CIN as close as possible to the VIN and PGND terminals. VIN and GND are on the same side of the device, simplifying the input capacitor placement.
  2. Place bypass capacitors for VCC and BIAS close to their respective pins. These components must be placed close to the device and routed with short and wide traces to the pins and ground. The trace from BIAS to VOUT should be ≥10 mils wide. BIAS and VCC capacitors must be place within 4 mm of the BIAS and VCC pin (160 mils) .
  3. Use wide traces for the CBOOT capacitor. CBOOT must be placed close to the device with short and wide traces to the CBOOT and SW pins.
  4. Place the feedback divider as close as possible to the FB pin on the device. If a feedback divider and CFF are used, they must be close to the device while the length of the trace from VOUT to the divider can be somewhat longer. However, this latter trace must not be routed near any noise sources that can capacitively couple to the FB input.
  5. Use at least one ground plane in one of the middle layers. This plane acts as a noise shield and also act as a heat dissipation path.
  6. Connect the EP pad to the GND plane. This pad acts as a heat sink connection and a ground connection for the regulator. It must be solidly connected to a ground plane. The integrity of this connection has a direct bearing on the effective RθJA.
  7. Provide wide paths for VIN, VOUT and GND. Making these paths as wide as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
  8. Provide enough PCB area for proper heat sinking. As stated in the Maximum Ambient Temperature section, enough copper area must be used to ensures a low RθJA, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper; and no less than one ounce. Use an array of heat sinking vias to connect the exposed pad (EP) to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
  9. Keep switch area small. The copper area connecting the SW pin to the inductor must be kept as short and wide as possible. At the same time the total area of this node must be minimized to help mitigate radiated EMI.
  10. These resources provide additional important guidelines:
    11. LM53602 LM53603 buck_loop1.gif Figure 46. Current Loops With Fast Transients

11.1.1 Ground and Thermal Plane Considerations

As mentioned in the Layout Guidelines, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and PGND pins must be connected to the ground plane using vias right next to the bypass capacitors. PGND pins are connected to the source of the internal low-side MOSFET switch. They must be connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and may bounce due to load variations. The PGND trace, as well as PVIN and SW traces, must be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and must be used for sensitive routes.

TI recommends providing adequate device heat sinking by using the exposed pad (EP) of the IC as the primary thermal path. Use a minimum 4 × 4 array of 10-mil thermal vias to connect the EP to the system ground plane for heat sinking. The vias must be evenly distributed under the exposed pad. Use as much copper as possible for system ground plane on the top and bottom layers for the best heat dissipation. TI recommends using a four-layer board with the copper thickness, starting from the top, as: 2 oz. / 1 oz. / 1 oz. / 2 oz. A four-layer board with enough copper thickness and proper layout provides low current conduction impedance, proper shielding and lower thermal resistance.

These resources provide additional important guidelines for thermal PCB design:

11.2 Layout Example

automotive buck regulator compact small power supply EMI optimized perfect PCB LM53602 LM53603 LM53603_automotive_power_pcb_layout.gif Figure 47. PCB Layout Example