Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
LMK00338 8-Output PCIe Gen1/Gen2/Gen3/Gen4/Gen5 Clock Buffer and Level Translator
1 Features
- 3:1 Input Multiplexer
- Two Universal Inputs Operate up to 400 MHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks
- One Crystal Input Accepts a 10-MHz to 40-MHz Crystal or Single-Ended Clock
- Two Banks With 4 Differential Outputs Each
- HCSL, or Hi-Z (Selectable per Bank)
- Additive RMS Phase Jitter for PCIe Gen5 at 100
MHz:
- –72 dBc at 156.25 MHz
- LVCMOS Output With Synchronous Enable Input
- Pin-Controlled Configuration
- VCC Core Supply: 3.3 V ± 5%
- 3 Independent VCCO Output Supplies: 3.3 V/2.5 V ± 5%
- Industrial Temperature Range: –40°C to +85°C
- 40-lead WQFN (6 mm × 6 mm)
2 Applications
- Clock Distribution and Level Translation for ADCs, DACs, Multi-Gigabit Ethernet, XAUI, Fibre Channel, SATA/SAS, SONET/SDH, CPRI, High-Frequency Backplanes
- Switches, Routers, Line Cards, Timing Cards
- Servers, Computing, PCI Express (PCIe 3.0, 4.0, 5.0)
- Remote Radio Units and Baseband Units
