SNAS522K September 2011 – December 2023 LMK03806
PRODUCTION DATA
From Table 8-1 the current consumption can be calculated for any configuration.
For example, the current for the entire device with 1 LVDS (CLKout0) and 1 LVPECL 1.6 Vpp with 240-Ω emitter resistors (CLKout1) output active with a clock output divide = 1, and no other features enabled can be calculated by adding up the following blocks: core current, base clock distribution, clock output group, clock divider, one LVDS output buffer current, and one LVPECL output buffer current. There will also be one LVPECL output drawing emitter current, which means some of the power from the current draw of the device is dissipated in the external emitter resistors which doesn't add to the thermal power dissipation budget for the device. In addition to emitter resistor power, power dissipated in the load for LVDS/LVPECL do not contribute to the thermal power dissipation budget for the device.
For total current consumption of the device, add up the significant functional blocks. In this example, 212.9 mA =
Once total current consumption has been calculated, power dissipated by the device can be calculated. The power dissipation of the device is equation to the total current entering the device multiplied by the voltage at the device minus the power dissipated in any emitter resistors connected to any of the LVPECL outputs or any other external load power dissipation. Continuing the above example which has 212.9 mA total Icc and one output with 240-Ω emitter resistors and one LVDS output. Total IC power = 666 mW = 3.3 V × 212.9 mA – 35 mW – 1.5 mW.
BLOCK | CONDITION | TYPICAL ICC (mA) | POWER DISSIPATED IN DEVICE (mW)(2) | POWER DISSIPATED EXTERNALLY (mW)(3) | |
---|---|---|---|---|---|
CORE AND FUNCTIONAL BLOCKS | |||||
Core | Internal VCO Locked | 122 | 403 | - | |
Base Clock Distribution | At least 1 CLKoutX_Y_PD = 0 | 17.3 | 57.1 | - | |
CLKout Group | Each CLKout group (CLKout0/1 and CLKout10/11, CLKout2/3 and CLKout4/5, CLKout6/7 and CLKout8/9) | 2.8 | 9.2 | - | |
Clock Divider | Divide < 25 | 25.5 | 84.1 | - | |
Divide >= 25 | 29.6 | 97.7 | - | ||
SYNC Asserted | While SYNC is asserted, this extra current is drawn | 1.7 | 5.6 | - | |
Crystal Mode | Crystal Oscillator Buffer | 1.8 | 5.9 | - | |
OSCin Doubler | EN_OSCin_2X = 1 | 2.8 | 9.2 | - | |
CLOCK OUTPUT BUFFERS | |||||
LVDS | 100-Ω differential termination | 14.3 | 45.7 | 1.5 | |
LVPECL (1) | LVPECL 2.0 Vpp, AC coupled using 240-Ω emitter resistors | 32 | 70.6 | 35 | |
LVPECL 1.6 Vpp, AC coupled using 240-Ω emitter resistors | 31 | 67.3 | 35 | ||
LVPECL 1.6 Vpp, AC coupled using 120-Ω emitter resistors | 46 | 91.8 | 60 | ||
LVPECL 1.2 Vpp, AC coupled using 240-Ω emitter resistors | 30 | 59 | 40 | ||
LVPECL 0.7 Vpp, AC coupled using 240-Ω emitter resistors | 29 | 55.7 | 40 | ||
LVCMOS | LVCMOS Pair (CLKoutX_Y_TYPE = 6 to 10) CL = 5 pF | 3 MHz | 24 | 79.2 | - |
30 MHz | 26.5 | 87.5 | - | ||
150 MHz | 36.5 | 120.5 | - | ||
LVCMOS Single (CLKoutX_Y_TYPE = 11 to 13) CL = 5 pF | 3 MHz | 15 | 49.5 | - | |
30 MHz | 16 | 52.8 | - | ||
150 MHz | 21.5 | 71 | - |