SNAS841 October 2023 LMK04714-Q1
PRODUCTION DATA
Clocks outputs:
For best performance, the highest possible phase detector frequency is used at PLL2. As such, a 122.88-MHz VCXO is used. Assume that the 2949.12-MHz CML clock is the most performance critical one.