SNAS888A September 2024 – November 2024 LMK1D2102L
PRODUCTION DATA
See Input Termination for proper input terminations, dependent on single-ended or differential inputs.
See LVDS Output Termination for output termination schemes depending on the receiver application.
TI recommends unused outputs to be terminated differentially with a 100Ω resistor for optimum performance, although unterminated outputs are also okay but result in slight degradation in performance (Output AC common-mode VOS) in the outputs being used.
In this application example, the ADC clock and SYSREF clocks require different output interfacing schemes. Power-supply filtering and bypassing is critical for low-noise applications.
LMK1D210xL offers multiple output common range to meet receiver requirement for an ADC or AFEs. In case of common-mode mismatch between the output voltage of the LMK1D210xL and the receiver, use AC coupling to fix the mismatch. AC coupling adds settling time associated with this AC-coupling network (High-pass filter), which can result in non-deterministic behavior during the initial transients. For such applications, DC-coupling the outputs is necessary and thus requires a scheme which can overcome the inherent mismatch between the common-mode voltage of the driver and receiver.
The application note Interfacing LVDS Driver With a Sub-LVDS Receiver discusses how to interface between a LVDS driver and sub-LVDS receiver. The same concept can be applied to interface the LMK1D210xL outputs to a receiver which has a lower common-mode voltage.
Figure 9-2 shows the resistor divider network for stepping down the common-mode voltage as explained in the previously mentioned application note. The resistors R1, R2 and R3 are selected according to the input common-mode voltage requirements of the receiver. As highlighted before, verify that the reduced swing is able to meet the requirements of the receiver. Higher swing mode (boosted LVDS swing mode) can be selected using the AMP_SEL pin highlighted in Section 8.4.1 to compensate for the reduced swing as the result of the resistor voltage divider.