SNAS880 December 2024 LMK3C0105
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
PIN | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
OUTA, OUTB, OUTC, OUTD | 8, 7, 12, 11 | O | LVCMOS clock outputs. Supports 1.8V/2.5V/3.3V LVCMOS. |
REF_CTRL (OUTE) | 15 | I/O | Multifunctional pin. At power-up, the state of this pin is latched to select the functionality of Pin 2, Pin 3 and Pin 4. Pull low for I2C mode or high for OTP mode prior to power-up. After power-up, this pin can be programmed as an additional LVCMOS output (OUTE), active-high CLK_READY signal (default), or disabled. See REF_CTRL Operation for more details. This pin has an 880kΩ internal pull-down resistor. |
OE | 1 | I | Global Output Enable. Active low. 2-state logic input pin. This pin has a 75kΩ internal pull-down resistor. See Output Enable for more details.
|
I2C_ADDR | 2 | I | This pin, in I2C Mode, can be used to set the I2C address from one of four options at power-up. See I2C Mode for more details. This pin has a 75kΩ internal pull-down resistor.
|
OTP_SEL0/SCL, OTP_SEL1/SDA | 3, 4 | I, I/O | Multifunctional pin. Functionality is determined by REF_CTRL (pin 15) at power-up. See OTP Mode and I2C Mode
for details.
|
VDD | 5, 14, 16 | P | 1.8V, 2.5V or 3.3V device power supply. A 0.1µF capacitor must be placed as close to each of the pins as possible. |
VDDO_0 | 10 | P | 1.8V, 2.5V or 3.3V OUTA and OUTB power supply. If VDD is 1.8V or 2.5V, the VDDO pins must be the same voltage as VDD. A 0.1µF capacitor must be placed as close to the pin as possible. |
VDDO_1 | 13 | P | 1.8V, 2.5V or 3.3V OUTC and OUTD power supply. If VDD is 1.8V or 2.5V, the VDDO pins must be the same voltage as VDD. A 0.1µF capacitor must be placed as close to the pin as possible. |
NC | 6, 9 | N/A | No connect. Pins can be connected to GND, VDD, or otherwise tied to any potential within the Supply Voltage range stated in the Absolute Maximum Ratings. |
DAP | 17 | G | GND |