SNAS750B November 2020 – March 2021 LMK5C33216
PRODUCTION DATA
The following section describes the input clock and PLL monitoring, status, and interrupt features. The reference input frequency detector and phase valid detector can not be used at the same time.