SNAS751 December 2023 LMK5C33414A
PRODUCTION DATA
The following section describes the input clock and PLL monitoring, status, and interrupt features. The reference input frequency detector and phase valid detector can not be used at the same time on a single input.