SNAS751 December 2023 LMK5C33414A
PRODUCTION DATA
Figure 7-38 shows the general sequence for PLL start-up after device configuration. This sequence also applies after a device soft-reset or individual PLL soft-reset. To ensure proper VCO calibration, it is critical for the external XO clock to be stable in amplitude and frequency prior to the start of VCO calibration otherwise the VCO calibration can fail and prevent start-up of the PLL and its output clocks.
Also see Figure 7-14, Figure 7-36, and Figure 7-37.