7.6.30 R88 Register (Address = 0x58) [reset = 0x0]
R88 is shown in Figure 81 and described in Table 38.
Return to Summary Table.
Figure 81. R88 Register
15 |
14 |
13 |
12 |
11 |
10 |
9 |
8 |
RESERVED |
rb_DCOC_CAL |
RESERVED |
R-0x0 |
R-0x0 |
R-0x0 |
|
7 |
6 |
5 |
4 |
3 |
2 |
1 |
0 |
RESERVED |
R-0x0 |
|
Table 38. R88 Register Field Descriptions
Bit |
Field |
Type |
Reset |
Description |
15 |
RESERVED |
R |
0x0 |
|
14 |
rb_DCOC_CAL |
R |
0x0 |
Status bit. Indicates whether I channel DC offset calibration is done.
0x0 = Neither Channel Done 1 I Channel Done
0x2 = Q Channel Done
0x3 = Both Channels Done
|
13-0 |
RESERVED |
R |
0x0 |
|