SNOS773P March 2000 – February 2025 LP2981-N
PRODUCTION DATA
The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas using Y5V-rated capacitors is discouraged because of large variations in capacitance.
The maximum supported ESR range across complete temperature (−40°C to +125°C) and load current range (0mA−100mA) is less than 1Ω. If placed in an existing implementaiton, where differenet types of capacitors with higher ESR are used, place a low, 100nF, ESR MLCC capacitor as close as possible to the device output pin (OUT).
Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the Recommended Operating Conditions table account for an effective capacitance of approximately 50% of the nominal value.