SLAS272H July   2000  – May 2018 MSP430F133 , MSP430F135 , MSP430F147 , MSP430F1471 , MSP430F148 , MSP430F1481 , MSP430F149 , MSP430F1491

PRODUCTION DATA.  

  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagrams
  2. 2Revision History
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagrams
    2. 4.2 Signal Descriptions
      1. Table 4-1 Signal Descriptions for MSP430F13x and MSP430F14x
      2. Table 4-2 Signal Descriptions for MSP430F14x1
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Supply Current Into AVCC and DVCC Excluding External Current
    5. 5.5  Thermal Resistance Characteristics
    6. 5.6  Schmitt-Trigger Inputs – Ports P1, P2, P3, P4, P5, and P6
    7. 5.7  Standard Inputs – RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI)
    8. 5.8  Inputs – Px.y, TAx, TBx
    9. 5.9  Leakage Current
    10. 5.10 Outputs – Ports P1, P2, P3, P4, P5, and P6
    11. 5.11 Output Frequency
    12. 5.12 Typical Characteristics – Ports P1, P2, P3, P4, P5, and P6 Outputs
    13. 5.13 Wake-up Time From LPM3
    14. 5.14 RAM
    15. 5.15 Comparator_A
    16. 5.16 Typical Characteristics – Comparator_A
    17. 5.17 PUC and POR
    18. 5.18 DCO Frequency
    19. 5.19 DCO When Using ROSC
    20. 5.20 Crystal Oscillator, LFXT1
    21. 5.21 Crystal Oscillator, XT2
    22. 5.22 USART0, USART1
    23. 5.23 12-Bit ADC, Power Supply and Input Range Conditions
    24. 5.24 12-Bit ADC, External Reference
    25. 5.25 12-Bit ADC, Built-In Reference
    26. 5.26 12-Bit ADC, Timing Parameters
    27. 5.27 12-Bit ADC, Linearity Parameters
    28. 5.28 12-Bit ADC, Temperature Sensor and Built-In VMID
    29. 5.29 Flash Memory
    30. 5.30 JTAG Interface
    31. 5.31 JTAG Fuse
  6. 6Detailed Description
    1. 6.1 CPU
    2. 6.2 Instruction set
    3. 6.3 Operating Modes
    4. 6.4 Interrupt Vector Addresses
    5. 6.5 Bootloader (BSL)
    6. 6.6 JTAG Fuse Check Mode
    7. 6.7 Memory
      1. 6.7.1 Flash Memory
      2. 6.7.2 Special Function Registers
        1. Table 6-6   Interrupt Enable 1 Register Field Descriptions
        2. Table 6-7   Interrupt Enable 2 Register Field Descriptions
        3. Table 6-8   Interrupt Flag 1 Register Field Descriptions
        4. Table 6-9   Interrupt Flag 2 Register Field Descriptions
        5. Table 6-10 Module Enable 1 Bit Register Field Descriptions
        6. Table 6-11 Module Enable 2 Bit Register Field Descriptions
    8. 6.8 Peripherals
      1. 6.8.1  Digital I/O
      2. 6.8.2  Oscillator and System Clock
      3. 6.8.3  Watchdog Timer (WDT)
      4. 6.8.4  Hardware Multiplier (MSP430F14x and MSP430F14x1 Only)
      5. 6.8.5  USART0
      6. 6.8.6  USART1 (MSP430F14x and MSP430F14x1 Only)
      7. 6.8.7  Comparator_A
      8. 6.8.8  ADC12 (MSP430F14x and MSP430F13x Only)
      9. 6.8.9  Timer_A3
      10. 6.8.10 Timer_B3 (MSP430F13x Only)
      11. 6.8.11 Timer_B7 (MSP430F14x and MSP430F14x1 Only)
      12. 6.8.12 Peripheral File Map
    9. 6.9 Input/Output Diagrams
      1. 6.9.1 Port P1, Input/Output With Schmitt Trigger
      2. 6.9.2 Port P2, Input/Output With Schmitt Trigger
      3. 6.9.3 Port P3, Input/Output With Schmitt Trigger
      4. 6.9.4 Port P4, Input/Output With Schmitt Trigger
      5. 6.9.5 Port P5, Input/Output With Schmitt Trigger
      6. 6.9.6 Port P6, Input/Output With Schmitt Trigger
      7. 6.9.7 Port JTAG (TMS, TCK, TDI/TCLK, TDO/TDI), Input/Output With Schmitt Trigger
  7. 7Device and Documentation Support
    1. 7.1  Getting Started and Next Steps
    2. 7.2  Device Nomenclature
    3. 7.3  Tools and Software
    4. 7.4  Documentation Support
    5. 7.5  Related Links
    6. 7.6  Community Resources
    7. 7.7  Trademarks
    8. 7.8  Electrostatic Discharge Caution
    9. 7.9  Export Control Notice
    10. 7.10 Glossary
  8. 8Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.18 DCO Frequency(1)

over recommended operating supply voltage and free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
fDCO(03) Rsel = 0, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 0.08 0.12 0.15 MHz
0.08 0.13 0.16
fDCO(13) Rsel = 1, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 0.14 0.19 0.23 MHz
0.14 0.18 0.22
fDCO(23) Rsel = 2, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 0.22 0.30 0.36 MHz
0.22 0.28 0.34
fDCO(33) Rsel = 3, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 0.37 0.49 0.59 MHz
0.37 0.47 0.56
fDCO(43) Rsel = 4, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 0.61 0.77 0.93 MHz
0.61 0.75 0.90
fDCO(53) Rsel = 5, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 1 1.2 1.5 MHz
1 1.3 1.5
fDCO(63) Rsel = 6, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 1.6 1.9 2.2 MHz
1.69 2.0 2.29
fDCO(73) Rsel = 7, DCO = 3, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 2.4 2.9 3.4 MHz
2.7 3.2 3.65
fDCO(47) Rsel = 4, DCO = 7, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V fDCO40 × 1.7 fDCO40 × 2.1 fDCO40 × 2.5 MHz
fDCO(77) Rsel = 7, DCO = 7, MOD = 0, DCOR = 0, TA = 25°C 2.2 V, 3 V 4 4.5 4.9 MHz
4.4 4.9 5.4
SRsel SRsel = fRsel+1 / fRsel 2.2 V, 3 V 1.35 1.65 2
SDCO SDCO = fDCO+1 / fDCO 2.2 V, 3 V 1.07 1.12 1.16
Dt Temperature drift(2), Rsel = 4, DCO = 3, MOD = 0 2.2 V, 3 V –0.31 –0.36 –0.40 %/°C
–0.33 –0.38 –0.43
DV Drift with VCC variation(2), Rsel = 4, DCO = 3, MOD = 0 2.2 V, 3 V 0 5 10 %/V
(1) The DCO frequency may not exceed the maximum system frequency defined by the processor frequency parameter, fSYSTEM.
(2) This parameter is not production tested.

DCO Characteristics (see Figure 5-12)

  • Individual devices have a minimum and maximum operation frequency. The specified parameters for fDCO(x0) to fDCO(x7) are valid for all devices.
  • All ranges selected by Rsel(n) overlap with Rsel(n+1); for example, Rsel0 overlaps with Rsel1, and Rsel6 overlaps with Rsel7.
  • DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter SDCO.
  • Modulation control bits MOD0 to MOD4 select how often fDCO+1 is used within the period of 32 DCOCLK cycles. The frequency f(DCO) is used for the remaining cycles. The frequency is an average equal to f(DCO) × 2MOD/32 .

MSP430F149 MSP430F148 MSP430F147 MSP430F1491 MSP430F1481 MSP430F1471 MSP430F135 MSP430F133 dco-characteristics.gifFigure 5-12 DCO Characteristics