SLOS713J January   2011  – March 2021 OPA2835 , OPA835

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparision Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information: OPA835
    5. 7.5 Thermal Information: OPA2835
    6. 7.6 Electrical Characteristics: VS = 2.7 V
    7. 7.7 Electrical Characteristics: VS = 5 V
    8. 7.8 Typical Characteristics: VS = 2.7 V
    9. 7.9 Typical Characteristics: VS = 5 V
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Common-Mode Voltage Range
      2. 8.3.2 Output Voltage Range
      3. 8.3.3 Power-Down Operation
      4. 8.3.4 Low-Power Applications and the Effects of Resistor Values on Bandwidth
      5. 8.3.5 Driving Capacitive Loads
    4. 8.4 Device Functional Modes
      1. 8.4.1 Split-Supply Operation (±1.25 V to ±2.75 V)
      2. 8.4.2 Single-Supply Operation (2.5 V to 5.5 V)
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1  Noninverting Amplifier
      2. 9.1.2  Inverting Amplifier
      3. 9.1.3  Instrumentation Amplifier
      4. 9.1.4  Attenuators
      5. 9.1.5  Single-Ended to Differential Amplifier
      6. 9.1.6  Differential to Single-Ended Amplifier
      7. 9.1.7  Differential-to-Differential Amplifier
      8. 9.1.8  Gain Setting With OPA835 RUN Integrated Resistors
      9. 9.1.9  Pulse Application With Single-Supply
      10. 9.1.10 ADC Driver Performance
    2. 9.2 Typical Application
      1. 9.2.1 Audio Frequency Performance
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Active Filters
        1. 9.2.2.1 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Development Support
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Related Links
    4. 12.4 Receiving Notification of Documentation Updates
    5. 12.5 Support Resources
    6. 12.6 Trademarks
    7. 12.7 Electrostatic Discharge Caution
    8. 12.8 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.7 Electrical Characteristics: VS = 5 V

at VS+ = +5 V, VS– = 0 V, VOUT = 2 VPP, RF = 0 Ω, RL = 2 kΩ, G = 1 V/V, input and output referenced to mid-supply. TA = 25°C, unless otherwise noted.
PARAMETER CONDITIONS MIN TYP MAX UNIT TEST LEVEL(1)
AC PERFORMANCE
Small-signal bandwidth VOUT = 100 mVPP, G = 1 56 MHz C
VOUT = 100 mVPP, G = 2 22.5
VOUT = 100 mVPP, G = 5 7.4
VOUT = 100 mVPP, G = 10 3.1
Gain-bandwidth product VOUT = 100 mVPP, G = 10 31 MHz C
Large-signal bandwidth VOUT = 2 VPP, G = 1 31 MHz C
Bandwidth for 0.1-dB flatness VOUT = 2 VPP, G = 2 14.5 MHz C
Slew rate, rise VOUT = 2-V Step, G = 2 160 V/µs C
Slew rate, fall VOUT = 2-V Step, G = 2 260 V/µs C
Rise time VOUT = 2-V Step, G = 2 10 ns C
Fall time VOUT = 2-V Step, G = 2 7 ns C
Settling time to 1%, rise VOUT = 2-V Step, G = 2 45 ns C
Settling time to 1%, fall VOUT = 2-V Step, G = 2 45 ns C
Settling time to 0.1%, rise VOUT = 2-V Step, G = 2 50 ns C
Settling time to 0.1%, fall VOUT = 2-V Step, G = 2 55 ns C
Settling time to 0.01%, rise VOUT = 2-V Step, G = 2 82 ns C
Settling time to 0.01%, fall VOUT = 2-V Step, G = 2 85 ns C
Overshoot/Undershoot VOUT = 2-V Step, G = 2 2.5%/1.5% C
Second-order harmonic distortion f = 10 kHz –135 dBc C
f = 100 kHz –105
f = 1 MHz –70
AC PERFORMANCE (continued)
Third-order harmonic distortion f = 10 kHz –139 dBc C
f = 100 kHz –122
f = 1 MHz -73
Second-order intermodulation distortion f = 1 MHz, 200-kHz Tone Spacing,
VOUT Envelope = 2 VPP		 –70 dBc C
Third-order intermodulation distortion f = 1 MHz, 200-kHz Tone Spacing,
VOUT Envelope = 2 VPP		 –83 dBc C
Signal-to-noise ratio, SNR f = 1 kHz, VOUT = 1 VRMS, 22-kHz bandwidth 0.00015% C
–116.4 dBc
Total harmonic distortion, THD f = 1 kHz, VOUT = 1 VRMS 0.00003% C
–130 dBc C
Input voltage noise f = 100 kHz 9.3 nV/√ Hz C
Voltage noise 1/f corner frequency 147 Hz C
Input current noise f = 1 MHz 0.45 pA/√ Hz C
Current noise 1/f corner frequency 14.7 kHz C
Overdrive recovery time, over/under Overdrive = 0.5 V 195/135 ns C
Closed-loop output impedance f = 100 kHz 0.028 Ω C
Channel to channel crosstalk (OPA2835) f = 10 kHz –120 dB C
DC PERFORMANCE
Open-loop voltage gain (AOL) 100 120 dB A
Input referred offset voltage TA = 25°C –500 ±100 500 µV A
TA = 0°C to 70°C –880 880 B
TA = –40°C to 85°C –1040 1040
TA = –40°C to 125°C –1850 1850
Input offset voltage drift(3) TA = 0°C to 70°C –8.5 ±1.4 8.5 µV/°C B
TA = –40°C to 85°C –9 ±1.5 9
TA = –40°C to 125°C –13.5 ±2.25 13.5
Input bias current(2) TA = 25°C 50 200 400 nA A
TA = 0°C to 70°C 47 410 B
TA = –40°C to 85°C 45 425
TA = –40°C to 125°C 45 530
Input bias current drift(3) TA = 0°C to 70°C –1.4 ±0.25 1.4 nA/°C B
TA = –40°C to 85°C –1.05 ±0.175 1.05
TA = –40°C to 125°C –1.1 ±0.185 1.1
Input offset current TA = 25°C –100 ±13 100 nA A
TA = 0°C to 70°C –100 ±13 100 B
TA = –40°C to 85°C –100 ±13 100
TA = –40°C to 125°C –100 ±13 100
Input offset current drift(3) TA = 0°C to 70°C –1.23 ±0.205 1.23 nA/°C B
TA = –40°C to 85°C –0.94 ±0.155 0.94
TA = –40°C to 125°C –0.94 ±0.155 0.94
INPUT
Common-mode input range low TA = 25°C, < 3-dB degradation in CMRR limit –0.2 0 V A
TA = –40°C to 125°C, < 3-dB degradation in CMRR limit –0.2 0 V B
Common-mode input range high TA = 25°C, < 3-dB degradation in CMRR limit 3.8 3.9 V A
TA = –40°C to 125°C, < 3-dB degradation in CMRR limit 3.8 3.9 V B
Common-mode rejection ratio 91 113 dB A
Input impedance common-mode 250 || 1.2 MΩ || pF C
Input impedance differential mode 200 || 1 kΩ || pF C
OUTPUT
Output voltage low TA = 25°C, G = 5 0.15 0.2 V A
TA = –40°C to 125°C, G = 5 0.15 0.2 V B
Output voltage high TA = 25°C, G = 5 4.75 4.8 V A
TA = –40°C to 125°C, G = 5 4.75 4.8 V B
Output saturation voltage, high/low TA = 25°C, G = 5 70/25 mV C
Output current drive TA = 25°C ±30 ±40 mA A
TA = –40°C to 125°C ±25 mA B
GAIN-SETTING RESISTORS (OPA835IRUN ONLY)
Resistor FB1 to FB2 DC resistance 2376 2400 2424 Ω A
Resistor FB2 to FB3 DC resistance 1782 1800 1818 Ω A
Resistor FB3 to FB4 DC resistance 594 600 606 Ω A
Resistor tolerance DC resistance –1% 1% A
Resistor temperature coefficient DC resistance <10 PPM C
POWER SUPPLY
Specified operating voltage 2.5 5.5 V B
Quiescent operating current per amplifier TA = 25°C 200 250 350 µA A
TA = –40°C to 125°C 150 365 µA B
Power supply rejection (±PSRR) 90 110 dB A
POWER DOWN (PIN MUST BE DRIVEN)
Enable voltage threshold Specified "on" above VS–+ 2.1 V 1.4 2.1 V A
Disable voltage threshold Specified "off" below VS–+ 0.7 V 0.7 1.4 V A
Power-down pin bias current PD = 0.5 V 20 500 nA A
Power-down quiescent current PD = 0.5 V 0.5 1.5 µA A
Turnon time delay Time from PD = high to VOUT = 90% of final value 200 ns C
Turnoff time delay Time from PD = low to VOUT = 10% of original value 60 ns C
(1) Test levels (all values set by characterization and simulation): (A) 100% tested at 25°C; over temperature limits by characterization and simulation. (B) Not tested in production; limits set by characterization and simulation. (C) Typical value only for information.
(2) Current is considered positive out of the pin.
(3) Input Offset Voltage Drift, Input Bias Current Drift, and Input Offset Current Drift are average values calculated by taking data at the end points, computing the difference, and dividing by the temperature range.