SCPS130H August   2005  – March 2021 PCA9539

PRODUCTION DATA  

  1. 1 Features
  2. 2 Description
  3. 3 Revision History
  4. 4 Description (Continued)
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Resistance Characteristics
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Interface Timing Requirements
    7. 6.7 RESET Timing Requirements
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Functional Block Diagram
    2. 8.2 Device Functional Modes
      1. 8.2.1 RESET Input
        1. 8.2.1.1 RESET Errata
          1. 8.2.1.1.1 System Impact
          2. 8.2.1.1.2 System Workaround
      2. 8.2.2 Power-On Reset
      3. 8.2.3 I/O Port
      4. 8.2.4 Interrupt ( INT) Output
        1. 8.2.4.1 Interrupt Errata
          1. 8.2.4.1.1 System Impact
          2. 8.2.4.1.2 System Workaround
    3. 8.3 Programming
      1. 8.3.1 I2C Interface
      2. 8.3.2 Register Map
        1. 8.3.2.1 Device Address
        2. 8.3.2.2 Control Register And Command Byte
        3. 8.3.2.3 Register Descriptions
        4. 8.3.2.4 Bus Transactions
          1. 8.3.2.4.1 Writes
          2. 8.3.2.4.2 Reads
  9. 9 Application Information Disclaimer
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Detailed Design Procedure
        1. 9.2.1.1 Minimizing ICC When I/O Is Used To Control Led
  10. 10Power Supply Recommendations
    1. 10.1 Power-On Reset Requirements
  11. 11Device and Documentation Support
    1. 11.1 Trademarks
    2. 11.2 Electrostatic Discharge Caution
    3. 11.3 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5 Pin Configuration and Functions

GUID-95A22E4C-2B7A-43C2-816B-F3355CE8331E-low.gif
Table 5-1 Pin Functions
PIN DESCRIPTION
NAME NO.
SOIC (DW),
SSOP (DB),
QSOP (DBQ),
TSSOP (PW), AND
TVSOP (DGV)		 QFN (RGE)
INT 1 22 Interrupt output. Connect to VCC through a pullup resistor.
A1 2 23 Address input. Connect directly to VCC or ground.
RESET 3 24 Active-low reset input. Connect to VCC through a pullup resistor if no active connection is used.
P00 4 1 P-port input/output. Push-pull design structure.
P01 5 2 P-port input/output. Push-pull design structure.
P02 6 3 P-port input/output. Push-pull design structure.
P03 7 4 P-port input/output. Push-pull design structure.
P04 8 5 P-port input/output. Push-pull design structure.
P05 9 6 P-port input/output. Push-pull design structure.
P06 10 7 P-port input/output. Push-pull design structure.
P07 11 8 P-port input/output. Push-pull design structure.
GND 12 9 Ground
P10 13 10 P-port input/output. Push-pull design structure.
P11 14 11 P-port input/output. Push-pull design structure.
P12 15 12 P-port input/output. Push-pull design structure.
P13 16 13 P-port input/output. Push-pull design structure.
P14 17 14 P-port input/output. Push-pull design structure.
P15 18 15 P-port input/output. Push-pull design structure.
P16 19 16 P-port input/output. Push-pull design structure.
P17 20 17 P-port input/output. Push-pull design structure.
A0 21 18 Address input. Connect directly to VCC or ground.
SCL 22 19 Serial clock bus. Connect to VCC through a pullup resistor.
SDA 23 20 Serial data bus. Connect to VCC through a pullup resistor.
VCC 24 21 Supply voltage