

SLES271A -JUNE 2012-REVISED AUGUST 2012

# FULL DIFFERENTIAL ANALOG INPUT 24-BIT, 192-kHz **STEREO A/D CONVERTER**

Check for Samples: PCM1804-Q1

## **FEATURES**

- **Qualified for Automotive Applications**
- AEC-Q100 Test Guidance With the Following **Results:** 
  - Device Temperature Grade 3: –40°C to 85°C **Ambient Operating Temperature Range**
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- 24-Bit Delta-Sigma Stereo A/D Converter
- **High Performance:** 
  - Dynamic Range: 112 dB (Typical)
  - SNR: 111 dB (Typical)
  - THD+N: –102 dB (Typical)
- **High-Performance Linear Phase Antialias Digital Filter:** 
  - Pass-Band Ripple: ±0.005 dB
  - Stop-Band Attenuation: –100 dB
- Fully Differential Analog Input: ±2.5 V
- Audio Interface: Master- or Slave-Mode Selectable
- Data Formats: Left-Justified, I<sup>2</sup>S, Standard 24-Bit, and DSD
- Function:
  - Peak Detection
  - High-Pass Filter (HPF): –3 dB at 1 Hz,  $f_s = 48 \text{ kHz}$
- Sampling Rate up to 192 kHz
- System Clock: 128 f<sub>S</sub>, 256 f<sub>S</sub>, 384 f<sub>S</sub>, 512 f<sub>s</sub>, or 768 f<sub>s</sub>

- **Dual Power Supplies:** 
  - 5 V for Analog
  - 3.3 V for Digital
- Power Dissipation: 225 mW
- Small 28-Pin SSOP
- DSD Output: 1 Bit, 64 fs

## APPLICATIONS

- **AV Amplifier**
- **MD** Player
- **Digital VTR** ٠
- **Digital Mixer** ٠
- **Digital Recorder**

## DESCRIPTION

The PCM1804-Q1 device is a high-performance, single-chip stereo A/D converter with fully differential analog voltage input which uses a precision deltasigma modulator and includes a linear-phase antialias digital filter and high-pass filter (HPF) that removes DC offset from the input signal. The PCM1804-Q1 device is suitable for a wide variety of mid- to highgrade consumer and professional applications, where excellent performance and 5-V analog supply and 3.3-V digital power-supply operation are required. The PCM1804-Q1 device can achieve both PCM audio and DSD format due to the precision deltasigma modulator. The PCM1804-Q1 device is fabricated using an advanced CMOS process and is available in a small 28-pin SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.

# PCM1804-Q1

**T**<sub>A</sub> -40°C to 85°C



**TOP-SIDE MARKING** 

PCM1804Q

## SLES271A - JUNE 2012 - REVISED AUGUST 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERABLE PART NUMBER

PCM1804S1IDBRQ1

**ORDERING INFORMATION** 

PACKAGE

Reel of 2000

SSOP - DB

	FUNCTIONAL BLOCK DIAGRAM	
SCKI ———	CLK Control	OSR0 OSR1 OSR2
V <sub>IN</sub> L+	Delta-Sigma Modulator (L) V <sub>REF</sub> L	── S/M ── FMT0 ── FMT1 ─► LRCK/DSDBCK
V <sub>REF</sub> R ◀ AGNDR V <sub>COM</sub> R ◀ V <sub>IN</sub> R+	V <sub>REF</sub> R Delta-Sigma Modulator (R)	<ul> <li>BCK/DSDL</li> <li>DATA/DSDR</li> <li>OVFL</li> <li>OVFR</li> </ul>
	Power Supply	BYPAS     RST     B0029-01



SLES271A - JUNE 2012 - REVISED AUGUST 2012

### **PIN ASSIGNMENTS**



P0007-02

#### Pin Functions

PIN		1/0	DESCRIPTIONS
NAME	PIN	1/0	DESCRIPTIONS
AGND	23	-	Analog ground
AGNDL	2	-	Analog ground for V <sub>REF</sub> L
AGNDR	27	-	Analog ground for V <sub>REF</sub> R
BCK/DSDL	16	I/O	Bit clock input/output in PCM mode. Left-channel audio data output in DSD mode. (1)
BYPAS	12	Ι	HPF bypass control. High: HPF disabled. Low: HPF enabled. (1)
DATA/DSDR	15	0	Left-channel and right-channel audio data output in PCM mode. Right-channel audio data output in DSD mode. (DSD output, when in DSD mode)
DGND	13	-	Digital ground
FMT0	6	Ι	Audio data format 0. See Table 5. (2)
FMT1	7	Ι	Audio data format 1. See Table 5. (2)
LRCK/DSDBCK	17	I/O	Sampling clock input/output in PCM and DSD modes. <sup>(1)</sup>
OSR0	9	Ι	Oversampling ratio 0. See Table 1 and Table 2. <sup>(2)</sup>
OSR1	10	Ι	Oversampling ratio 1. See Table 1 and Table 2. <sup>(2)</sup>
OSR2	11	Ι	Oversampling ratio 2. See Table 1 and Table 2. <sup>(2)</sup>
OVFL	21	0	Overflow signal of left-channel in PCM mode. This is available in PCM mode only.
OVFR	20	0	Overflow signal of right-channel in PCM mode. This is available in PCM mode only.
RST	19	Т	Reset, power-down input, active-low <sup>(2)</sup>
SCKI	18	Ι	System clock input; 128 $f_S$ , 256 $f_S$ , 384 $f_S$ , 512 $f_S$ , or 768 $f_S$ . <sup>(3)</sup>
S/M	8	Ι	Slave or master mode selection. See Table 4. (2)
V <sub>CC</sub>	22	-	Analog power supply
V <sub>COM</sub> L	3	-	Left-channel analog common-mode voltage (2.5 V)
V <sub>COM</sub> R	26	-	Right-channel analog common-mode voltage (2.5 V)
V <sub>DD</sub>	14	-	Digital power supply
V <sub>IN</sub> L–	5	Ι	Left-channel analog input, negative pin
V <sub>IN</sub> L+	4	Ι	Left-channel analog input, positive pin
V <sub>IN</sub> R–	24	Ι	Right-channel analog input, negative pin

(1) Schmitt-trigger input

(2) Schmitt-trigger input with internal pulldown (51 kµ typically), 5-V tolerant.

(3) Schmitt-trigger input, 5-V tolerant.

SLES271A-JUNE 2012-REVISED AUGUST 2012



www.ti.com

## Pin Functions (continued)

	PIN		10	DESCRIPTIONS				
NAME		PIN	1/0	DESCRIPTIONS				
V <sub>IN</sub> R+		25	Ι	Right-channel analog input, positive pin				
V <sub>REF</sub> L		1	-	Left-channel voltage reference output, requires capacitors for decoupling to AGND				
$V_{REF}R$		28	-	Right-channel voltage reference output, requires capacitors for decoupling to AGND				

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			VALUE		
			MIN	MAX	UNIT
	Currente unalta era	V <sub>CC</sub>	-0.3	6.5	V
	Supply voltage	V <sub>DD</sub>	-0.3	4	V
	Ground voltage differences	AGND, AGNDL, AGNDR, DGND		±0.1 V	
	Supply voltage difference	V <sub>CC</sub> , V <sub>DD</sub>		$V_{CC} - V_{DD} < 3$	V
		FMT0, FMT1, S/M, OSR0, OSR1, OSR2, SCKI, RST	-0.3	6.5	V
	Digital input voltage	BYPAS, DATA/DSDR, BCK/DSDL, LRCK/DSDBCK, OVFL, OVFR	-0.3	V <sub>DD</sub> + 0.3	V
	Analog input voltage	$V_{REF}L,V_{REF}R,V_{COM}L,V_{COM}R,V_{IN}L+,V_{IN}R+,V_{IN}L-,V_{IN}R-$	–0.3 V	V <sub>CC</sub> + 0.3	V
	Input current (any pins e	xcept supplies)		±10 mA	
T <sub>A</sub>	Ambient temperature un	der bias	-40	125	°C
T <sub>stg</sub>	Storage temperature		-55	150	°C
TJ	Junction temperature			150	°C
	Lead temperature (soldering)			260	°C, 5 s
	Package temperature (IR reflow, peak)			260	°C
ESD	Human Body Model (HB	M) AEC-Q100 Classification Level H2		2	kV
Rating	Charged Device Model (	CDM) AEC-Q100 750 V Classification Level C3B		750	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range

			MIN	NOM	MAX	UNIT
Analog supply voltage, $V_{CC}$ <sup>(1)</sup>			4.75	5	5.25	V
Digital supply voltage, $V_{DD}$	ply voltage, V <sub>DD</sub> 3 3.3 3.6				V	
Analog input voltage, full-scale (-0 dB), differential input 5			V <sub>pp</sub>			
Digital input logic family			TTL compatible			
Analog input voltage, full-scale (- Digital input logic family Digital input clock frequency	System clock		8.192		36.864	MHz
Digital input clock frequency	amily         TTL compatible           requency         System clock         8.192         36.864         MH           Sampling clock         32         192         kH           capacitance         10         pl	kHz				
Digital output load capacitance					10	pF
Operating free-air temperature, T <sub>A</sub>			-10		70	°C

(1) If the  $V_{CC}$  drops below the minimum recommended operating condition of 4.75 V, to avoid a brown out condition the  $V_{CC}$  power must be cycled to 0 V and then to > 4.75 V to ensure continued device functionality.



## **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode, single-speed mode,  $f_S = 48$  kHz, system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.

DADAMETED		TEST CONDITIONS	PC	PCM1804DB			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Resolution			24		Bits	
DATA F	ORMAT						
	Audio data interface format		Standard,	I <sup>2</sup> S, left-jus	tified		
	Audio data bit length			24		Bits	
	Audio data format		M 2s-com	ISB first, plement, DS	SD		
DIGITA	L INPUT/OUTPUT						
	Logic family		TTL	compatible			
Maria	High lovel input veltage	(1) (2)	2		5.5	₩ <b>-</b> -	
VIН	r light-level liput voltage	(3)	2		$V_{DD}$	V DC	
VIL	Low-level input voltage	(1) (2) (3)			0.8	V <sub>DC</sub>	
		$V_{IN} = V_{DD} (1)$		65	100		
I <sub>IH</sub>	High-level input current	$V_{IN} = V_{DD}^{(2)}$			±10	μA	
		$V_{IN} = V_{DD}^{(3)}$			±100		
	Low lovel input ourrept	$V_{IN} = 0 V^{(1)}^{(2)}$			±10		
١L	Low-level input current	$V_{IN} = 0 V^{(3)}$			±50	μΑ	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1 \text{ mA}^{(4)}$	2.4			V <sub>DC</sub>	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 1 \text{ mA}^{(4)}$			0.4	V <sub>DC</sub>	
CLOCK	FREQUENCY						
f <sub>S</sub>	Sampling frequency		32		192	kHz	
		256 f <sub>S</sub> , single rate <sup>(5)</sup>		12.288			
		384 f <sub>S</sub> , single rate <sup>(5)</sup>		18.432			
		512 f <sub>S</sub> , single rate <sup>(5)</sup>		24.576			
	Queters alsolutions au	768 f <sub>S</sub> , single rate <sup>(5)</sup>		36.864		N 41 1-	
	System clock frequency	256 f <sub>S</sub> , dual rate <sup>(6)</sup>		24.576	76		
		384 f <sub>S</sub> , dual rate <sup>(6)</sup>		36.864			
		128 f <sub>S</sub> , quad rate <sup>(7)</sup>		24.576			
		192 f <sub>S</sub> , quad rate <sup>(7)</sup>		36.864		-	
DC ACC	CURACY		·				
	Gain mismatch, channel- to-channel				±3	% of FSR	
	Gain error (V <sub>IN</sub> = -0.5 dB)				±4	% of FSR	
	Bipolar zero error	HPF bypass		±0.2		% of FSR	

Pins 6–11, 19: FMT0, FMT1, S/M, OSR0, OSR1, OSR2, RST (Schmitt-trigger input with internal pulldown (51 kµ typically), 5-V tolerant)
 Pin 18: SCKI (Schmitt-trigger input, 5-V tolerant)
 Pins 12, 16–17: BYPAS, BCK/DSDL, LRCK/DSDBCK (in slave mode, Schmitt-trigger input)
 Pins 15–17, 20, and 21: DATA/DSDR, BCK/DSDL, LRCK/DSDBCK (in master mode), OVFR, OVFL

(5) Single rate,  $f_S = 48 \text{ kHz}$ 

(6) Dual rate,  $f_S = 96$  kHz (7) Quad rate,  $f_S = 192$  kHz

SLES271A - JUNE 2012 - REVISED AUGUST 2012



www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode, single-speed mode,  $f_S = 48$  kHz, system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.

PARAMETER			TEST CONDITIONS	PC	LINUT	
		TEST CONDITIONS		MIN	ΤΥΡ ΜΑΧ	
DYNAM	IC PERFORMANCE <sup>(8)</sup>					
		$V_{IN} = -0.5 \text{ dB}$	f = 48 kHz overam alaak = 256 f		-102 -95	5
		$V_{IN} = -60 \text{ dB}$	$I_{\rm S}$ = 46 kHz, system clock = 256 I <sub>S</sub>		-49	
		$V_{IN} = -0.5 \text{ dB}$	f = 06  kHz system clock = 256 f		-101	
THD+N	Total harmonic distortion	$V_{IN} = -60 \text{ dB}$	$I_{\rm S} = 96$ kHz, system clock = 256 $I_{\rm S}$		-47	dB
		$V_{IN} = -0.5 \text{ dB}$	f 102 kl la ovetem eleck 128 f		-101	
		$V_{IN} = -60 \text{ dB}$	$I_{\rm S} = 192$ kHz, system clock = 128 I <sub>S</sub>		-47	
		$V_{IN} = -0.5 \text{ dB}$	DSD mode		-100	
			$f_S = 48 \text{ kHz}$ , system clock = 256 $f_S$	106	112	
	Dynamic range (A-	$V_{IN} = -60 \text{ dB}$	$f_S = 96 \text{ kHz}$ , system clock = 256 $f_S$		112	
	weighted)		$f_S = 192 \text{ kHz}$ , system clock = 128 $f_S$		112	uБ
		DSD mode			112	
		f <sub>S</sub> = 48 kHz, s	ystem clock = 256 f <sub>S</sub>	105	111	
	CND (A weighted)	f <sub>S</sub> = 96 kHz, s	ystem clock = 256 f <sub>S</sub>		111	٩D
SNR (A-weighted)		f <sub>S</sub> = 192 kHz,	system clock = 128 f <sub>S</sub>		111	uБ
		DSD mode			111	
Channel separation		f <sub>S</sub> = 48 kHz, s	ystem clock = 256 f <sub>S</sub>	97	109	
		f <sub>S</sub> = 96 kHz, s	ystem clock = 256 f <sub>S</sub>		107	dB
		f <sub>S</sub> = 192 kHz,	system clock = 128 f <sub>S</sub>		107	
ANALO	G INPUT					
	Input voltage	Differential inp	but		±2.5	V
	Center voltage				2.5	V <sub>DC</sub>
	Input impedance	Single-ended			10	kμ
DIGITAL	FILTER PERFORMANCE					
	Pass-band edge	Single rate, du	ual rate		0.453 f	3 Hz
	Stop-band edge	Single rate, du	ual rate	0.547 f <sub>S</sub>		Hz
	Pass-band ripple	Single rate, du	ual rate		±0.00	5 dB
	Stop-band attenuation	Single rate, du	ual rate	-100		dB
	Pass-band edge (–0.005 dB)	Quad rate			0.375 f	3 Hz
	Pass-band edge (-3 dB)	Quad rate			0.49 f	B Hz
	Stop-band edge	Quad rate		0.77 f <sub>S</sub>		Hz
Pass-band ripple Quad rate				±0.00	5 dB	
	Stop-band attenuation	Quad rate		-135		dB
	Group delay	Single rate, du	ual rate		37/f <sub>S</sub>	S
	Group delay	Quad rate			9.5/f <sub>S</sub>	S
	HPF frequency response	–3 dB		1	f <sub>S</sub> /48000	Hz

(8) The f<sub>IN</sub> = 1 kHz, using System Two<sup>™</sup> audio measurement system by Audio Precision<sup>™</sup> in RMS mode, with 20-kHz LPF and 400-Hz HPF in calculation for single rate, or with 40-kHz LPF in calculation for dual and quad rates.



SLES271A - JUNE 2012 - REVISED AUGUST 2012

www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V, master mode, single-speed mode,  $f_S = 48$  kHz, system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.

PARAMETER		TEST CONDITIONS	PCM1804DB			
		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY REQUIREMENTS					
V <sub>CC</sub>			4.75	5	5.25	M
$V_{DD}$	Supply voltage range		3	3.3	3.6	VDC
I <sub>CC</sub>		$V_{CC} = 5 V^{(9)} (10) (11)$		35	45	
Suppl	Cumple compart	$V_{DD} = 3.3 V^{(9)} (12)$		15	20	mA
	Supply current	$V_{DD} = 3.3 V^{(10)} (12)$		27		
		$V_{DD} = 3.3 V^{(11)(12)}$		18		
		Operation, $V_{CC}$ = 5 V, $V_{DD}$ = 3.3 V <sup>(9)</sup> <sup>(12)</sup>		225	290	
<b>D</b>	Dower dissinction	Operation, $V_{CC}$ = 5 V, $V_{DD}$ = 3.3 V <sup>(10)</sup> <sup>(12)</sup>		265		m)//
PD	Power dissipation	Operation, $V_{CC} = 5 \text{ V}$ , $V_{DD} = 3.3 \text{ V}^{(11)(12)}$		235		IIIVV
		Power down, $V_{CC}$ = 5 V, $V_{DD}$ = 3.3 V		5		
TEMPE	RATURE RANGE					
	Operation temperature		-10		70	°C
$\theta_{JA}$	Thermal resistance			100		°C/W



SLES271A - JUNE 2012 - REVISED AUGUST 2012

## **TYPICAL PERFORMANCE CURVES - SINGLE RATE**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V,  $V_{DD} = 5$  V, master mode,  $f_S = 48$  kHz, system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.





#### SLES271A - JUNE 2012 - REVISED AUGUST 2012

## **TYPICAL PERFORMANCE CURVES - SINGLE RATE (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , master mode,  $f_S = 48 \text{ kHz}$ , system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.



 $H_{\text{H}}^{\text{H}}$   $H_{\text{H}}^{$ 

Figure 7.

SLES271A – JUNE 2012 – REVISED AUGUST 2012



www.ti.com

## **TYPICAL PERFORMANCE CURVES - SINGLE RATE (continued)**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , master mode,  $f_S = 48 \text{ kHz}$ , system clock = 256  $f_S$ , 24-bit data, unless otherwise noted.





All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3$  V,  $V_{DD} = 5$  V, master mode, and 24-bit data, unless otherwise noted.





SLES271A - JUNE 2012 - REVISED AUGUST 2012

## **TYPICAL PERFORMANCE CURVES - QUAD RATE**

All specifications at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.3$  V,  $V_{DD} = 5$  V, master mode, 24-bit data, unless otherwise noted.





All specifications at  $T_A = 25^{\circ}$ C,  $V_{CC} = 3.3$  V,  $V_{DD} = 5$  V, master mode,  $f_S = 44.1$  kHz, system clock = 16.9344 MHz, unless otherwise noted.



SLES271A - JUNE 2012 - REVISED AUGUST 2012

# TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

# LINEAR PHASE ANTIALIAS DIGITAL FILTER FREQUENCY RESPONSE - Single Rate





SLES271A - JUNE 2012 - REVISED AUGUST 2012

## TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued) LINEAR PHASE ANTIALIAS DIGITAL FILTER FREQUENCY RESPONSE - Dual Rate



SLES271A - JUNE 2012 - REVISED AUGUST 2012

# TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued) LINEAR PHASE ANTIALIAS DIGITAL FILTER FREQUENCY RESPONSE - Quad Rate





SLES271A -JUNE 2012-REVISED AUGUST 2012

## TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (continued) HIGH-PASS FILTER (HPF) FREQUENCY RESPONSE



## **PRINCIPLES OF OPERATION**

## THEORY OF OPERATION

The PCM1804-Q1 device consists of a band-gap reference, a delta-sigma modulator with full-differential architecture for L-channel and R-channel, a decimation filter with a high-pass filter, and a serial interface circuit. Figure 30 illustrates the total architecture of the PCM1804-Q1 device. An on-chip, high-precision reference with 10- $\mu$ F external capacitor(s) provides all the reference voltage needed in the PCM1804-Q1 device, and it defines the full-scale voltage range of both channels. Full-differential architecture provides a wide dynamic range and excellent power-supply rejection performance. The input signal is sampled at ×128, x64, and x32 oversampling rates according to the overasmpling ratio control, OSR[0:2]. The single rate, dual rate, and quad rate eliminate the external sample-hold amplifier. Figure 31 illustrates how for each oversampling ratio the PCM1804-Q1 device decimates, the modulator outputs down to PCM data when the modulator is running at 6.144 MHz. The delta-sigma modulation randomizes the modulator outputs and reduces the idle-tone level. The oversampled data stream from the delta-sigma modulator is converted to a 1-f<sub>S</sub>, 24-bit digital signal, while removing high-frequency noise components using a decimation filter. The DC components of the signal are removed by the HPF, and the HPF output is converted to a time-multiplexed serial signal through the serial interface, which provides flexible serial formats as well as master and slave modes. The PCM1804-Q1 device also has a DSD output mode. The PCM1804-Q1 device can output the signal directly from the modulators to DSDL (pin 16) and DSDR (pin 15).

TEXAS INSTRUMENTS

#### SLES271A – JUNE 2012 – REVISED AUGUST 2012

www.ti.com



Figure 30. Total Block Diagram of the PCM1804-Q1 Device



Figure 31. Spectrum of Modulator Output and Decimation Filter



SLES271A - JUNE 2012 - REVISED AUGUST 2012

#### www.ti.com

## **PRINCIPLES OF OPERATION (continued)**

## SYSTEM CLOCK INPUT

The PCM1804-Q1 device supports 128  $f_S$ , 192  $f_S$  (only in master mode at quad rate), 256  $f_S$ , 384  $f_S$ , 512  $f_S$ , and 768  $f_S$  as a system clock, where  $f_S$  is the audio sampling frequency. The system clock must be supplied on SCKI (pin 18). Table 3 shows the relationship of typical sampling frequency and the system clock frequency, and Figure 32 shows system clock timing. In master mode, the system clock rate is selected by OSR2 (pin 11), OSR1 (pin 10), and OSR0 (pin 9) as shown in Table 1. In slave mode, the system clock rate is automatically detected. In DSD mode, OSR2 (pin 11), OSR1 (pin 10), OSR0 (pin 9), and the system clock frequency are fixed as shown in Table 1 and Table 3.



	PARAMETER	MIN	UNIT
t <sub>w(SCKH)</sub>	System clock pulse duration, HIGH	11	ns
t <sub>w(SCKL)</sub>	System clock pulse duration, LOW	11	ns

Figure 32. System Clock Input Timing

## POWER-ON AND RESET FUNCTIONS

The PCM1804-Q1 device has both an internal power-on-reset circuit and  $\overline{RST}$  (pin 19). For internal power-on reset, initialization (reset) is performed automatically at the time when the digital power supply exceeds 2 V (typical) and analog power supply exceeds 4 V (typical). RST accepts external forced reset, and a low level on RST initiates the reset sequence. Because an internal pulldown resistor terminates RST, no connection of RST is equivalent to a low-level input. Because the system clock is used as a clock signal for the reset circuit, the system clock must be supplied as soon as power is supplied; more specifically, at least three system clocks are required prior to  $V_{DD} > 2 V$ ,  $V_{CC} > 4 V$ , and RST = high. While  $V_{DD} < 2 V$  (typical),  $V_{CC} < 4 V$  (typical), or RST = low, and 1 / f<sub>S</sub> (maximum) count after  $V_{DD} > 2 V$  (typical),  $V_{CC} > 4 V$  (typical) and RST = high, the PCM1804-Q1 device stays in the reset state and the digital output is forced to zero. The digital output is valid after the reset state is released and the time of 1116 / f<sub>S</sub> has passed. Figure 33 and Figure 34 illustrate the internal power-on-reset and external-reset timing, respectively. Figure 35 illustrates the digital output for power-on reset and RST control. The PCM1804-Q1 needs RST = low when control pins are changed or in slave mode when SCKI, LRCK, and BCK are changed.

## **POWER-DOWN FUNCTION**

The PCM1804-Q1 device has a power-down feature that is controlled by  $\overline{RST}$  (pin 19). Entering the power-down mode is done by keeping the RST input level low for more than 65536 /  $f_s$ . In the master mode, the SCKI (pin 18) is used as the clock signal for the power-down counter. While in the slave mode, SCKI (pin 18) and LRCK (pin 17) are used as the clock signal. The clock(s) must be supplied until the power-down sequence completes. As soon as RST goes high, the PCM1804-Q1 device starts the reset-release sequence described in the Power-On and Reset Functions section.

## OVERSAMPLING RATIO

The oversampling ratio is selected by OSR<u>2 (pin 11)</u>, OSR1 (pin 10), and OSR0 (pin 9) as shown in Table 1 and Table 2. The PCM1804-Q1 device needs RST to equal low when logic levels on the OSR2, OSR1, and OSR0 pins are changed.



#### SLES271A - JUNE 2012 - REVISED AUGUST 2012

OSR2	OSR1	OSR0	OVERSAMPLING RATIO	SYSTEM CLOCK RATE				
Low	Low	Low	Single rate (x 128 f <sub>S</sub> )	768 f <sub>S</sub>				
Low	Low	High	Single rate (x 128 f <sub>S</sub> )	512 f <sub>S</sub>				
Low	High	Low	Single rate (x 128 f <sub>S</sub> )	384 f <sub>S</sub>				
Low	High	High	Single rate (x 128 f <sub>S</sub> )	256 f <sub>S</sub>				
High	Low	Low	Dual rate (× 64 f <sub>S</sub> )	384 f <sub>S</sub>				
High	Low	High	Dual rate (× 64 f <sub>S</sub> )	256 f <sub>S</sub>				
High	High	Low	Quad rate (x 32 f <sub>S</sub> )	192 f <sub>S</sub>				
High	High	High	Quad rate (x 32 f <sub>S</sub> )	128 f <sub>S</sub>				
High	Low	Low	DSD mode (× 64 f <sub>S</sub> )	384 f <sub>S</sub>				
High	Low	High	DSD mode (x 64 f <sub>S</sub> )	256 f <sub>S</sub>				

## Table 1 Oversampling Ratio in Master Mode

## Table 2. Oversampling Ratio in Slave Mode

OSR2	OSR1	OSR0	OVERSAMPLING RATIO	SYSTEM CLOCK RATE
Low	Low	Low	Single rate (x 128 f <sub>S</sub> )	Automatically detected
Low	Low	High	Dual rate (× 64 f <sub>S</sub> )	Automatically detected
Low	High	Low	Quad rate (x 32 $f_S$ ) <sup>(1)</sup>	Automatically detected
Low	High	High	Reserved	-
High	Low	Low	Reserved	-
High	Low	High	Reserved	-
High	High	Low	Reserved	-
High	High	High	Reserved	-

(1) Only at the 128- $f_S$  system clock rate

### Table 3. Sampling Frequency and System Clock Frequency

	SAMPLING	SYSTEM CLOCK FREQUENCY (MHz)						
OVERSAMPLING RATIO	FREQUENCY (kHz)	128 f <sub>S</sub>	192 f <sub>S</sub> <sup>(1)</sup>	256 f <sub>S</sub>	384 f <sub>S</sub>	512 f <sub>S</sub>	768 f <sub>S</sub>	
	32	-	-	8.192	12.288	16.384	24.576	
Single rate <sup>(2)</sup>	44.1	-	-	11.2896	16.9344	22.5792	33.8688	
	48	-	-	12.288	18.432	24.576	36.864	
Dual rate <sup>(3)</sup>	88.2	-	-	22.5792	33.8688	-	-	
Duarrale	96	-	-	24.576	36.864	-	-	
Ound rate $^{(4)}$	176.4	22.5792	33.8688	_	Ι	-	_	
Quaditate	192	24.576	36.864	-	-	-	-	
DSD mode <sup>(3)</sup>	44.1	—	-	11. 2896	16.9344	-	-	

 $\begin{array}{ll} \mbox{(1)} & \mbox{Only available in master mode at the quad rate} \\ \mbox{(2)} & \mbox{Modulator is running at 128 } f_S. \\ \mbox{(3)} & \mbox{Modulator is running at 64 } f_S. \\ \mbox{(4)} & \mbox{Modulator is running at 32 } f_S. \end{array}$ 



# PCM1804-Q1

SLES271A - JUNE 2012 - REVISED AUGUST 2012



(1) In the DSD mode, DSDL is also controlled like DSDR.

(2) The HPF transient response appears initially.

## Figure 35. ADC Digital Output for Power-On-Reset and RST Control

SLES271A - JUNE 2012 - REVISED AUGUST 2012



## AUDIO DATA INTERFACE

The PCM1804-Q1 device interfaces the audio system through BCK/DSDL (pin 16), LRCK/DSDBCK (pin 17), and DATA/DSDR (pin 15). The PCM1804-Q1 device needs RST to equal low in the interface mode and/or if the data format is changed.

## INTERFACE MODE

The PCM1804-Q1 device supports master mode and slave mode as interface modes, which are selected by  $S/\overline{M}$  (pin 8) as shown in Table 4. In master mode, the PCM1804-Q1 device provides the timing of the serial audio data communications between the PCM1804-Q1 device and the digital audio processor or external circuit. While in slave mode, the PCM1804-Q1 device receives the timing for data transfer from an external controller. Slave mode is not available for DSD.

S/M	MODE
Low	Master mode
High	Slave mode

Table 4. Interface Mode

## DATA FORMAT

The PCM1804-Q1 device supports four audio data formats in both master and slave modes, and these data formats are selected by FMT0 (pin 6) and FMT1 (pin 7) as shown in Table 5.

FMT0	FORMAT	MASTER	SLAVE						
Low	PCM, left-justified, 24-bit	Yes	Yes						
High	PCM, I <sup>2</sup> S, 24-bit	Yes	Yes						
Low	PCM, standard, 24-bit	Yes	Yes						
High	DSD	Yes	_						
	FMT0 Low High Low High	FMT0FORMATLowPCM, left-justified, 24-bitHighPCM, l <sup>2</sup> S, 24-bitLowPCM, standard, 24-bitHighDSD	FMT0FORMATMASTERLowPCM, left-justified, 24-bitYesHighPCM, l²S, 24-bitYesLowPCM, standard, 24-bitYesHighDSDYes						

#### **Table 5. Data Format**



SLES271A -JUNE 2012-REVISED AUGUST 2012

#### www.ti.com

### INTERFACE TIMING FOR PCM

Figure 36 through Figure 38 show the interface timing for PCM.

## (1) Left-Justified Data Format; L-Channel = High, R-Channel = Low



## (2) I<sup>2</sup>S Data Format; L-Channel = Low, R-Channel = High



#### (3) Standard Data Format; L-Channel = High, R-Channel = Low



NOTE: LRCK and BCK work as outputs in master mode and as inputs in slave mode.

#### Figure 36. Audio Data Format for PCM

# PCM1804-Q1

TEXAS INSTRUMENTS

#### SLES271A - JUNE 2012 - REVISED AUGUST 2012

www.ti.com



	PARAMETERS	MIN	TYP	MAX	UNIT
t <sub>(BCKP)</sub>	BCK period		1 / (64 f <sub>S</sub> )		
t <sub>w(BCKH)</sub>	BCK pulse duration, HIGH	32			ns
t <sub>w(BCKL)</sub>	BCK pulse duration, LOW	32			ns
t <sub>(CKLR)</sub>	Delay time, BCK falling edge to LRCK valid	-5		15	ns
t <sub>(LRCP)</sub>	LRCK period		1 / f <sub>S</sub>		
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DATA valid	-5		15	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DATA valid	-5		15	ns
t <sub>r</sub>	Rising time of all signals			10	ns
t <sub>f</sub>	Falling time of all signals			10	ns

(1) Rising and falling times are measured from 10% to 90% of IN/OUT signal swing.

(2) The load capacitance of all signals is 10 pF.

(3) The  $t_{(BCKP)}$  is fixed at 1 / (64  $f_S)$  in case of master mode.

## Figure 37. Audio Data Interface Timing for PCM (Master Mode: LRCK and BCK Work as Outputs)



# PCM1804-Q1

SLES271A - JUNE 2012 - REVISED AUGUST 2012



	PARAMETERS	MIN	TYP MAX	UNIT
t <sub>(BCKP)</sub>	BCK period	1 / (64 f <sub>S</sub> )	1 / (48 f <sub>S</sub> )	
t <sub>w(BCKH)</sub>	BCK pulse duration, HIGH	32		ns
t <sub>w(BCKL)</sub>	BCK pulse duration, LOW	32		ns
t <sub>(LRSU)</sub>	LRCK setup time to BCK rising edge	12		ns
t <sub>(LRHD)</sub>	LRCK hold time to BCK rising edge	12		ns
t <sub>(LRCP)</sub>	LRCK period		1 / f <sub>S</sub>	
t <sub>(CKDO)</sub>	Delay time, BCK falling edge to DATA valid	5	25	ns
t <sub>(LRDO)</sub>	Delay time, LRCK edge to DATA valid	5	25	ns
t <sub>r</sub>	Rising time of all signals		10	ns
t <sub>f</sub>	Falling time of all signals		10	ns

(1) Rising and falling times are measured from 10% to 90% of IN/OUT signals swing.

(2) The load capacitance of the DATA /DSDR signal is 10 pF.

## Figure 38. Audio Data Interface Timing for PCM (Slave Mode: LRCK and BCK Work as Inputs)

## INTERFACE TIMING FOR DSD

Figure 39 and Figure 40 show the interface timing for DSD.



Figure 39. Audio Data Format

TEXAS INSTRUMENTS

www.ti.com

#### SLES271A – JUNE 2012 – REVISED AUGUST 2012



PARAMETERS MIN TYP MAX UNIT DSDBCK period 354 ns t(BCKP) DSDBCK pulse duration, HIGH 177 tw(BCKH) ns DSDBCK pulse duration, LOW 177 ns tw(BCKL) Delay time DSDBCK falling edge to DSDL, DSDR valid t<sub>(CKDO)</sub> -5 15 ns Rising time of all signals 10 tr ns tf Falling time of all signals 10 ns

(1) Rising and falling times are measured from 10% to 90% of IN/OUT signal swing.

(2) The load capacitance of the DSDBCK, DSDL, and DSDR signal is 10 pF.

#### Figure 40. Audio Data Interface Timing for DSD (Master Mode Only)

## SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM FOR PCM

In slave mode, the PCM1804-Q1 device operates under LRCK synchronized with the system clock SCKI. The PCM1804-Q1 device does not need a specific phase relationship between LRCK and SCKI, but it does require the synchronization of LRCK and SCKI.

If the relationship between LRCK and SCKI changes more than  $\pm 6$  BCK during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1 /  $f_S$  and digital output is forced into BPZ code until resynchronization between LRCK and SCKI is completed.

For changes less than ±5 BCK, resynchronization does not occur and the previously described digital output control and discontinuity do not occur.

Figure 41shows the ADC digital output for loss of synchronization and resynchronization. During undefined data, the PCM1804-Q1 device may generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal causes a discontinuity of data on the digital output. This can generate noise in the audio signal. In master mode, synchronization loss never occurs.

## HIGH-PASS FILTER (HPF) BYPASS CONTROL FOR PCM

The built-in function for DC component rejection can be bypassed by the BYPAS (pin 12) control. In bypass mode, the DC component of the input analog signal and the internal DC offset are also converted and output in the digital output data.

BYPAS PIN	HPF MODE
Low	Normal (high-pass) mode
High	Bypass (through) mode

## Table 6. HPF Bypass Control



### **OVERFLOW FLAG FOR PCM**

The PCM1804-Q1 device has two overflow flag pins, OVFR (pin 20) and OVFL (pin 21). The pins go to high as soon as the analog input goes across the full-scale range. The high level is held for 1.016 s at maximum, and returns to low if the analog input does not go across the full-scale range for the period.



(1) Applies only for slave mode; the loss of synchronization never occurs in master mode.

(2) The HPF transient response appears initially.

#### Figure 41. ADC Digital Output for Loss of Synchronization and Resynchronization



#### SLES271A - JUNE 2012 - REVISED AUGUST 2012

## **TYPICAL CIRCUIT CONNECTION DIAGRAM**

Figure 42 shows a typical circuit connection diagram in the PCM data format operation.



A. C1, C2, C5, and C6: Bypass capacitors, 0.1-µF ceramic and 10-µF tantalum, depending on layout and power supply

B. C3, C4: Bypass capacitor, 0.1-µF tantalum, depending on layout and power supply

Figure 42. Typical Circuit Connection Diagram for PCM



В.

SLES271A - JUNE 2012 - REVISED AUGUST 2012

Figure 43 shows a typical circuit connection diagram in the DSD data format operation.



S0058-02

A. C1, C2, C5, and C6: Bypass capacitors, 0.1-µF ceramic and 10-µF tantalum, depending on layout and power supply

C3 and C4: Bypass capacitors, 0.1-µF tantalum, depending on layout and power supply

Figure 43. Typical Circuit Connection Diagram for DSD



## APPLICATION INFORMATION

## BOARD DESIGN AND LAYOUT CONSIDERATIONS

## $V_{\text{CC}}$ and $V_{\text{DD}}$ Pins

The digital and analog power supply lines to the PCM1804-Q1 device should be bypassed to the corresponding ground pins with  $0.1-\mu$ F ceramic and  $10-\mu$ F tantalum capacitors placed as close to the pins as possible to maximize the dynamic performance of the ADC. Although the PCM1804-Q1 device has two power lines to maximize the potential of dynamic performance, using one common power supply is recommended to avoid unexpected power-supply trouble like latch-up or the power-supply sequence.

## V<sub>IN</sub> Pins

Using 0.01-µF film capacitors between the left-channel analog input positive pin and left-channel analog input negative pin, and between right-channel analog input positive pin and right-channel analog input negative pin is strongly recommended to remove higher-frequency noise from the delta-sigma input section.

## V<sub>REF</sub>X and V<sub>COM</sub>X Inputs

Use  $0.1-\mu$ F ceramic and  $10-\mu$ F tantalum capacitors between the left-channel voltage reference output, rightchannel voltage reference output, and corresponding analog ground pins, to ensure low source impedance at ADC references. Use  $0.1-\mu$ F tantalum capacitors between left-channel analog common-mode voltage, rightchannel analog common-mode voltage and corresponding analog ground pins to ensure low source impedance of common voltage. These capacitors should be located as close as possible to the left-channel voltage reference output, right-channel voltage reference output, left-channel analog common-mode voltage, and rightchannel analog common-mode voltage pins to reduce dynamic errors on references and common voltage. The DC voltage level of these pins is 2.5 V.

## DATA/DSDR, BCK/DSDL, and LRCK/DSDBCK Pins

The DATA/DSDR, BCK/DSDL, and LRCK/DSDBCK pins in master mode have large load drive capability. Locating the buffer near the PCM1804-Q1 device and minimizing the load capacitance, minimizes the digitalanalog crosstalk and maximizes the dynamic performance of the ADC.

## System Clock

The quality of the system clock can influence dynamic performance because the PCM1804-Q1 device operates based on a system clock. Therefore, it might be necessary to consider the system clock duty, jitter, and the time difference between system clock transition and BCK/DSDL or LRCK/DSDBCK transition in slave mode.

## Reset Control

If capacitors larger than 10 µF are used on left-channel voltage reference output and right-channel voltage reference output, an external reset control with a delay time corresponding to the left-channel voltage reference output and right-channel voltage reference output response is required. Also, it works as a power-down control.

## APPLICATION CIRCUIT FOR SINGLE-ENDED INPUT

An application diagram for a single-ended input circuit is shown in Figure 44. The maximum signal input voltage and differential gain of this circuit is designed as  $V_{in(max)} = 8.28 V_{pp}$ , Ad = 0.3. Differential gain (Ad) is given by R3 / R1(R4 / R2) in a circuit configured as a normal inverted-gain amplifier. Resistor R5 (R6) in the feedback loop gives low-impedance drive operation and noise filtering for the analog input of the PCM1804-Q1 device. The circuit technique using R5 (R6) is recommended.



# PCM1804-Q1

SLES271A - JUNE 2012 - REVISED AUGUST 2012



(1) A capacitor value of 1800 pF is recommended, unless an input signal greater than -6 dBFS at 100 kHz or higher is applied in the DSD mode. In that case, 3300 pF is recommended.

Figure 44. Application Circuit for Single-Ended Input Circuit (PCM)



Figure 45. Equivalent Circuit of Internal Reference (V<sub>COM</sub>, V<sub>REF</sub>)

SLES271A - JUNE 2012 - REVISED AUGUST 2012

# **REVISION HISTORY**

CI	Changes from Original (June 2012) to Revision A						
•	Changed part number from PCM1804-ME to PCM1804-Q1.	. 1					
•	Added table note under recommended operating conditions table.	. 4					

www.ti.com



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PCM1804S1IDBRQ1	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	PCM1804Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PCM1804-Q1 :



# PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: PCM1804

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **DB0028A**



# **PACKAGE OUTLINE**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0028A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0028A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated