SCLS169G december   1982  – october 2022 SN54HCT74 , SN74HCT74

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Description
  4. 3 Revision History
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 Recommended Operating Conditions
    3. 5.3 Thermal Information
    4. 5.4 Electrical Characteristics
    5. 5.5 Timing Requirements
    6. 5.6 Switching Characteristics
    7. 5.7 Operating Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Power Supply Recommendations
    2. 8.2 Layout
      1. 8.2.1 Layout Guidelines
  10. 9 Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • J|14
  • FK|20
  • W|14
Thermal pad, mechanical data (Package|Pins)
Orderable Information

2 Description

The ’HCT74 devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

Device Information
PART NUMBER PACKAGE(1) BODY SIZE (NOM)
SN74HCT74D SOIC (14) 8.65 mm × 3.90 mm
SN74HCT74DB SSOP (14) 6.20 mm × 5.30 mm
SN74HCT74N PDIP (14) 19.31 mm × 6.35 mm
SN74HCT74NS SO (14) 10.20 mm × 5.30 mm
SN74HCT74PW TSSOP (14) 5.00 mm × 4.40 mm
SNJ54HCT74FK LCCC (20) 8.89 mm × 8.45 mm
SNJ54HCT74W CFP (14) 9.21 mm × 6.29 mm
SNJ54HCT74J CDIP (14) 19.55 mm × 6.71 mm
(1) For all available packages, see the orderable addendum at the end of the data sheet.
GUID-20211026-SS0I-QFMN-VKSP-MRRWXQTSX87K-low.png Functional Block Diagram