SLLSEJ4B July   2016  – June 2018 SN65DSI85-Q1

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Typical Application
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Reset Implementation
      2. 8.3.2 Initialization Setup
      3. 8.3.3 LVDS Output Formats
      4. 8.3.4 DSI Lane Merging
      5. 8.3.5 DSI Pixel Stream Packets
      6. 8.3.6 DSI Video Transmission Specifications
      7. 8.3.7 ULPS
      8. 8.3.8 LVDS Pattern Generation
    4. 8.4 Device Functional Modes
      1. 8.4.1 Operating Modes
    5. 8.5 Programming
      1. 8.5.1 Clock Configurations and Multipliers
    6. 8.6 Register Maps
      1. 8.6.1 Local I2C Interface Overview
        1. 8.6.1.1 Write Procedure
        2. 8.6.1.2 Read Procedure
        3. 8.6.1.3 Setting a Starting Sub-Address Procedure
      2. 8.6.2 Control and Status Registers Overview
      3. 8.6.3 CSR Bit
        1. 8.6.3.1 ID Registers (address = 0x00 to 0x08)
          1. Table 7. ID Register Field Descriptions
        2. 8.6.3.2 Reset and Clock Registers
          1. 8.6.3.2.1 Address 0x09
            1. Table 8. Address 0x09 Definitions
          2. 8.6.3.2.2 Address 0x0A
            1. Table 9. Address 0x0A Field Descriptions
          3. 8.6.3.2.3 Address 0x0B
            1. Table 10. Address 0x0B Field Descriptions
          4. 8.6.3.2.4 Address 0x0D
            1. Table 11. Address 0x0D Field Descriptions
        3. 8.6.3.3 DSI Registers
          1. 8.6.3.3.1 Address 0x10
            1. Table 12. Address 0x10 Field Descriptions
          2. 8.6.3.3.2 Address 0x11
            1. Table 13. Address 0x11 Field Descriptions
          3. 8.6.3.3.3 Address 0x12
            1. Table 14. Address 0x12 Field Descriptions
          4. 8.6.3.3.4 Address 0x13
            1. Table 15. Address 0x13 Field Descriptions
        4. 8.6.3.4 LVDS Registers
          1. 8.6.3.4.1 Address 0x18
            1. Table 16. Address 0x18 Field Descriptions
          2. 8.6.3.4.2 Address 0x19
            1. Table 17. Address 0x19 Field Descriptions
          3. 8.6.3.4.3 Address 0x1A
            1. Table 18. Address 0x1A Field Descriptions
          4. 8.6.3.4.4 Address 0x1B
            1. Table 19. Address 0x1B Field Descriptions
        5. 8.6.3.5 Video Registers
          1. 8.6.3.5.1  Address 0x20
            1. Table 20. Address 0x20 Field Descriptions
          2. 8.6.3.5.2  Address 0x21
            1. Table 21. Address 0x21 Field Descriptions
          3. 8.6.3.5.3  Address 0x22
            1. Table 22. Address 0x22 Field Descriptions
          4. 8.6.3.5.4  Address 0x23
            1. Table 23. Address 0x23 Field Descriptions
          5. 8.6.3.5.5  Address 0x24
            1. Table 24. Address 0x24 Field Descriptions
          6. 8.6.3.5.6  Address 0x25
            1. Table 25. Address 0x25 Field Descriptions
          7. 8.6.3.5.7  Address 0x26
            1. Table 26. Address 0x26 Field Descriptions
          8. 8.6.3.5.8  Address 0x27
            1. Table 27. Address 0x27 Field Descriptions
          9. 8.6.3.5.9  Address 0x28
            1. Table 28. Address 0x28 Field Descriptions
          10. 8.6.3.5.10 Address 0x29
            1. Table 29. Address 0x29 Field Descriptions
          11. 8.6.3.5.11 Address 0x2A
            1. Table 30. Address 0x2A Field Descriptions
          12. 8.6.3.5.12 Address 0x2B
            1. Table 31. Address 0x2B Field Descriptions
          13. 8.6.3.5.13 Address 0x2C
            1. Table 32. Address 0x2C Field Descriptions
          14. 8.6.3.5.14 Address 0x2D
            1. Table 33. Address 0x2D Field Descriptions
          15. 8.6.3.5.15 Address 0x2E
            1. Table 34. Address 0x2E Field Descriptions
          16. 8.6.3.5.16 Address 0x2F
            1. Table 35. Address 0x2F Field Descriptions
          17. 8.6.3.5.17 Address 0x30
            1. Table 36. Address 0x30 Field Descriptions
          18. 8.6.3.5.18 Address 0x31
            1. Table 37. Address 0x31 Field Descriptions
          19. 8.6.3.5.19 Address 0x32
            1. Table 38. Address 0x32 Field Descriptions
          20. 8.6.3.5.20 Address 0x33
            1. Table 39. Address 0x33 Field Descriptions
          21. 8.6.3.5.21 Address 0x34
            1. Table 40. Address 0x34 Field Descriptions
          22. 8.6.3.5.22 Address 0x35
            1. Table 41. Address 0x35 Field Descriptions
          23. 8.6.3.5.23 Address 0x36
            1. Table 42. Address 0x36 Field Descriptions
          24. 8.6.3.5.24 Address 0x37
            1. Table 43. Address 0x37 Field Descriptions
          25. 8.6.3.5.25 Address 0x38
            1. Table 44. Address 0x38 Field Descriptions
          26. 8.6.3.5.26 Address 0x39
            1. Table 45. Address 0x39 Field Descriptions
          27. 8.6.3.5.27 Address 0x3A
            1. Table 46. Address 0x3A Field Descriptions
          28. 8.6.3.5.28 Address 0x3B
            1. Table 47. Address 0x3B Field Descriptions
          29. 8.6.3.5.29 Address 0x3C
            1. Table 48. Address 0x3C Field Descriptions
          30. 8.6.3.5.30 Address 0x3D
            1. Table 49. Address 0x3D Field Descriptions
          31. 8.6.3.5.31 Address 0x3E
            1. Table 50. Address 0x3E Field Descriptions
        6. 8.6.3.6 IRQ Registers
          1. 8.6.3.6.1 Address 0xE0
            1. Table 51. Address 0xE0 Field Descriptions
          2. 8.6.3.6.2 Address 0xE1
            1. Table 52. Address 0xE1 Field Descriptions
          3. 8.6.3.6.3 Address 0xE2
            1. Table 53. Address 0xE2 Field Descriptions
          4. 8.6.3.6.4 Address 0xE5
            1. Table 54. Address 0xE5 Field Descriptions
          5. 8.6.3.6.5 Address 0xE6
            1. Table 55. Address 0xE6 Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Video STOP and Restart Sequence
      2. 9.1.2 Reverse LVDS Pin Order Option
      3. 9.1.3 IRQ Usage
    2. 9.2 Typical Applications
      1. 9.2.1 Typical WUXGA 18-bpp Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Example Script
        3. 9.2.1.3 Application Curve
      2. 9.2.2 Typical WQXGA 24-bpp Application
        1. 9.2.2.1 Design Requirements
  10. 10Power Supply Recommendations
    1. 10.1 VCC Power Supply
    2. 10.2 VCORE Power Supply
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Package Specific
      2. 11.1.2 Differential pairs
      3. 11.1.3 Ground
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Community Resource
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

8.6.3.6.5 Address 0xE6

Address 0xE6 is shown in Figure 66 and described in Table 55.

Figure 66. Address 0xE6
7 6 5 4 3 2 1 0
CHB_SYNCH_ERR CHB_CRC_ERR CHB_UNC_ECC_ERR CHB_COR_ECC_ERR CHB_LLP_ERR CHB_SOT_BIT_ERR Reserved
R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0
LEGEND: R/W = Read/Write; R = Read only; W = Write only (reads return undetermined values); R/W1C = Read and Write 1 to Clear

Table 55. Address 0xE6 Field Descriptions

BIT FIELD TYPE RESET DESCRIPTION
7 CHB_SYNCH_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects an HS or VS synchronization error, that is, an unexpected sync packet.
This bit is cleared by writing a 1 value.
6 CHB_CRC_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects a data stream CRC error.
This bit is cleared by writing a 1 value.
5 CHB_UNC_ECC_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects an uncorrectable ECC error.
This bit is cleared by writing a 1 value.
4 CHB_COR_ECC_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects a correctable ECC error.
This bit is cleared by writing a 1 value.
3 CHB_LLP_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects a low level protocol error.
This bit is cleared by writing a 1 value.
Low level protocol errors include SoT and EoT sync errors, Escape Mode entry command errors, LP transmission sync errors, and false control errors.
Lane merge errors are reported by this status condition.
2 CHB_SOT_BIT_ERR R/W1C 0 This bit is set when the DSI channel B packet processor detects an SoT leader sequence bit error.
This bit is cleared by writing a 1 value.
1-0 Reserved Reserved