SCLS373N May 1996 – July 2024 SN74AHC595
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The SN74AHC595 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.
PART NUMBER | PACKAGE(1) | PACKAGE SIZE(2) | BODY SIZE(3) |
---|---|---|---|
SN74AHC595 | BQB (WQFN, 16) | 3.5mm × 2.5mm | 3.5mm × 2.5mm |
N (PDIP, 16) | 19.31mm × 9.4mm | 19.31mm × 6.35mm | |
D (SOIC, 16) | 9.90 mm × 6mm | 9.90mm × 3.90mm | |
DB (SSOP, 16) | 6.20mm × 7.8mm | 6.20mm × 5.30mm | |
PW (TSSOP, 16) | 5.00mm × 6.4mm | 5.00 mm × 4.40 mm |