

SDAS009D - MARCH 1984 - REVISED NOVEMBER 2002

- 4.5-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 5.5 ns at 5 V





NC - No internal connection

description/ordering information

These devices contain three independent 3-input positive-AND gates. They perform the Boolean functions $Y = A \bullet B \bullet C$ or $Y = \overline{\overline{A} + \overline{B} + \overline{C}}$ in positive logic.

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ALS11AN	SN74ALS11AN
	PDIP - N	Tube	SN74AS11N	SN74AS11N
		Tube	SN74ALS11AD	ALS11A
0°C to 70°C	SOIC – D	Tape and reel	SN74ALS11ADR	ALSTIA
0°C to 70°C	50IC - D	Tube	SN74AS11D	4.5.11
		Tape and reel	SN74AS11DR	AS11
	SOP – NS	Topo and roal	SN74ALS11ANSR	ALS11A
	50P - N5	Tape and reel	SN74AS11NSR	74AS11
	CDIP – J	Tube	SNJ54ALS11AJ	SNJ54ALS11AJ
	CDIP = J	Tube	SNJ54AS11J	SNJ54AS11J
–55°C to 125°C	CFP – W	Tube	SNJ54ALS11AW	SNJ54ALS11AW
	LCCC – FK	Tube	SNJ54ALS11AFK	SNJ54ALS11AFK
		Tube	SNJ54AS11FK	SNJ54AS11FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS009D - MARCH 1984 - REVISED NOVEMBER 2002

	FUNCTION TABLE (each gate)											
	INPUTS	OUTPUT										
Α	В	С	Y									
Н	Н	Н	Н									
L	Х	Х	L									
Х	L	Х	L									
Х	Х	L	L									

logic diagram, each gate (positive logic)



Pin numbers shown are for the D, J, N, NS, and W packages.

absolute maximum ratings over operating free-air temperature range (SN54ALS11A, SN74ALS11A) (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage, V _I	7V
Package thermal impedance, θ _{JA} (see Note 1): D package	86°C/W
N package	80°C/W
NS package	
Storage temperature range	–65°C to 150°C

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		SN	54ALS1 ⁻	1A	SN	74ALS1 [,]	IA	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
	Low-level input voltage			0.8‡			0.8	V
VIL				0.7§				v
ЮН	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

[‡] Applies over temperature range –55°C to 70°C

§ Applies over temperature range 70°C to 125°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SDAS009D - MARCH 1984 - REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEGT O	TEST CONDITIONS					74ALS11	IA	UNIT
PARAMETER	IESI C	UNDITIONS	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lı = –18 mA			-1.5			-1.5	V
VOH	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -0.4 mA	N	/CC -2		١	/CC -2		V
Ve	V _{CC} = 4.5 V	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 4.5 V	I _{OL} = 8 mA					0.35	0.5	v
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ЧΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
IO‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ІССН	V _{CC} = 5.5 V,	V _I = 4.5 V		1	1.8		1	1.8	mA
ICCL	V _{CC} = 5.5 V,	$V_{I} = 0$		1.6	3		1.6	3	mA

[†] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

[‡]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		R _L = 5 \ = MIN	ΤΟ ΜΑΧ	§	UNIT
			MIN	MAX	MIN	MAX	
^t PLH	A, B, or C	v	2	14	2	13	ns
^t PHL	A, B, 01 C		2	12.5	2	10	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (SN54AS11, SN74AS11) (unless otherwise noted)[¶]

Supply voltage, V _{CC}		
Input voltage, V _I		
Package thermal impedance, θ_{JA} (see Note 1)		
	N package	80°C/W
	NS package	
Storage temperature range		

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



SDAS009D - MARCH 1984 - REVISED NOVEMBER 2002

recommended operating conditions (see Note 2)

		S	N54AS1	1	S	N74AS1	1	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	SN	54AS11		SN	74AS11		UNIT	
PARAMETER	TEST CON	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	l _l = –18 mA			-1.2			-1.2	V
VOH	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2			V _{CC} -2			V
VOL	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.35	0.5		0.35	0.5	V
lj	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
ΙΗ	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _١ ٢	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
Іссн	V _{CC} = 5.5 V,	V _I = 4.5 V		4.3	7		4.3	7	mA
ICCL	V _{CC} = 5.5 V,	$V_{I} = 0$		11.2	18		11.2	18	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)		V _{CC} = 4.5 V TO 5.5 V, C _L = 50 PF, R _L = 500 Ω, T _A = MIN TO MAX§					
			SN54	AS11	SN74	AS11			
			MIN	MAX	MIN	MAX			
^t PLH	A, B, or C	V	1	6.5	1	6	ns		
^t PHL	A, B, 01 C		1	6.5	1	5.5	115		

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




SDAS009D – MARCH 1984 – REVISED NOVEMBER 2002



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.
 - rne oulpuis are measured one at a time with one transition per measurement.







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86841012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86841012A SNJ54ALS 11AFK	Samples
5962-8684101CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8684101CA SNJ54ALS11AJ	Samples
5962-8684101DA	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8684101DA SNJ54ALS11AW	Samples
5962-9756101QCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9756101QC A SNJ54AS11J	Samples
JM38510/37402BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37402BCA	Samples
M38510/37402BCA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37402BCA	Samples
SN54ALS11AJ	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54ALS11AJ	Samples
SN54AS11J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54AS11J	Samples
SN74ALS11AD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70	ALS11A	
SN74ALS11ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS11A	Samples
SN74ALS11AN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS11AN	Samples
SN74ALS11ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS11A	Samples
SN74AS11D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS11	Samples
SN74AS11N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS11N	Samples
SNJ54ALS11AFK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86841012A SNJ54ALS 11AFK	Samples
SNJ54ALS11AJ	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8684101CA SNJ54ALS11AJ	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54ALS11AW	ACTIVE	CFP	W	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8684101DA SNJ54ALS11AW	Samples
SNJ54AS11J	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9756101QC A SNJ54AS11J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com


OTHER QUALIFIED VERSIONS OF SN54ALS11A, SN54AS11, SN74ALS11A, SN74AS11 :

• Catalog : SN74ALS11A, SN74AS11

• Military : SN54ALS11A, SN54AS11

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS11ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ALS11ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS11ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74ALS11ANSR	SO	NS	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

16-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-86841012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8684101DA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ALS11AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74ALS11AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS11D	D	SOIC	14	50	506.6	8	3940	4.32
SN74AS11N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS11N	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ALS11AFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ALS11AW	W	CFP	14	25	506.98	26.16	6220	NA

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated