SCLS456D February   2001  – March 2023 SN74LV166A

PRODMIX  

  1. 1 Features
  2. 2 Application
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  Timing Requirements, VCC = 2.5 V ± 0.2 V
    7. 6.7  Timing Requirements, VCC = 3.3 V ± 0.3 V
    8. 6.8  Timing Requirements, VCC = 5 V ± 0.5 V
    9. 6.9  Switching Characteristics, VCC = 2.5 V ± 0.2 V
    10. 6.10 Switching Characteristics, VCC = 3.3 V ± 0.3 V
    11. 6.11 Switching Characteristics, VCC = 5 V ± 0.5 V
    12.     Timing Diagram
    13. 6.12 Operating Characteristics
  7. 7 Parameter Measurement Information
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Power Supply Recommendations
    2. 9.2 Layout
      1. 9.2.1 Layout Guidelines
        1. 9.2.1.1 Layout Example
  10. 10Device and Documentation Support
    1. 10.1 Documentation Support
      1. 10.1.1 Related Documentation
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 Support Resources
    4.     Trademarks
    5. 10.4 Electrostatic Discharge Caution
    6. 10.5 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • DB|16
  • PW|16
  • NS|16
  • D|16
  • DGV|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.6 Timing Requirements, VCC = 2.5 V ± 0.2 V

over recommended operating free-air temperature range, Vcc = 2.5 V ± 0.2 V (unless otherwise noted)
TA = 25°C SN74LV166A UNIT
MIN MAX MIN MAX
tw Pulse duration CLR low 8 9 ns
CLK high or low 8.5 9
tsu Setup time CLK INH before CLK↑ 7 7 ns
Data before CLK↑ 6.5 8.5
SH/LD before CLK↑ 7 8.5
SER before CLK↑ 8.5 9.5
CLR↑ inactive before CLK↑ 6 7
th Hold time Data after CLK↑ − 0.5 0 ns