SCLS521E August   2003  – September 2024 SN74LV4053A-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Thermal Information: SN74LV4053A-Q1
    4. 5.4 Recommended Operating Conditions
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Characteristics VCC = 2.5 V ± 0.2 V
    7. 5.7 Timing Characteristics VCC = 3.3 V ± 0.3 V
    8. 5.8 Timing Characteristics VCC = 5 V ± 0.5 V
    9. 5.9 AC Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Functional Block Diagram
    2. 7.2 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
    3. 8.3 Design Requirements
    4. 8.4 Detailed Design Procedure
    5. 8.5 Power Supply Recommendations
    6. 8.6 Layout
      1. 8.6.1 Layout Guidelines
      2. 8.6.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Receiving Notification of Documentation Updates
    2. 9.2 Support Resources
    3. 9.3 Trademarks
    4. 9.4 Electrostatic Discharge Caution
    5. 9.5 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Refer to the PDF data sheet for device specific package drawings

Mechanical Data (Package|Pins)
  • PW|16
  • DYY|16
  • D|16
Thermal pad, mechanical data (Package|Pins)
Orderable Information

4 Pin Configuration and Functions

SN74LV4053A-Q1 D, PW or DYY Package, 16-Pin TSSOP, SOT-23-THIN (Top View) Figure 4-1 D, PW or DYY Package, 16-Pin TSSOP, SOT-23-THIN (Top View)
Table 4-1 Pin Functions
PIN TYPE(2) DESCRIPTION
NAME NO.
2Y1 1 I(1) Input to mux 2
2Y0 2 I(1) Input to mux 2
3Y1 3 I(1) Input to mux 3
3-COM 4 O(1) Output of mux 3
3Y0 5 I(1) Input to mux 3
INH 6 I Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
GND 7 - Ground
GND 8 - Ground
C 9 I Selector line for outputs (see Section 7.2 for specific information)
B 10 I Selector line for outputs (see Section 7.2 for specific information)
A 11 I Selector line for outputs (see Section 7.2 for specific information)
1Y0 12 I(1) Input to mux 1
1Y1 13 I(1) Input to mux 1
1-COM 14 O(1) Output of mux 1
2-COM 15 O(1) Output of mux 2
VCC 16 I Device power input
(1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins 1Y0, 1Y1, 2Y0, 2Y1, 3Y0, 3Y1 may be considered outputs (O) and pins 1-COM, 2-COM, and 3-COM may be considered inputs (I).
(2) I = input, O = output