SCAS989 March 2024 SN74LV8T541-Q1
ADVANCE INFORMATION
Refer to the PDF data sheet for device specific package drawings
The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.
PART NUMBER | PACKAGE(1) | PACKAGE SIZE(2) | BODY SIZE (NOM)(3) |
---|---|---|---|
SN74LV8T541-Q1 | PW (TSSOP, 20) | 6.5mm × 6.4mm | 6.5mm × 4.4mm |