SCAS995 March 2024 SN74LV8T595-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The SN74LV8T595-Q1 device contains an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output (QH') for cascading. When the output-enable (OE) input is high, the storage register outputs are in a high-impedance state. Internal register data and serial output (QH') are not impacted by the operation of the OE input.
The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.
PART NUMBER | PACKAGE(1) | PACKAGE SIZE(2) | BODY SIZE (NOM)(3) |
---|---|---|---|
SN74LV8T595-Q1 | PW (TSSOP, 16) | 5mm × 6.4mm | 5 mm × 4.4mm |
BQB (WQFN, 16) | 3.5mm × 2.5mm | 3.5mm × 2.5mm |