SCLSA15 May 2024 SN74LVC166A
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
PIN | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
SER | 1 | I | Serial data input |
A | 2 | I | Parallel input A |
B | 3 | I | Parallel input B |
C | 4 | I | Parallel input C |
D | 5 | I | Parallel input D |
CLK INH | 6 | I | Clock inhibit input |
CLK | 7 | I | Clock input |
GND | 8 | G | Ground |
CLR | 9 | I | Clock for Channel 2, rising edge triggered |
E | 10 | O | Parallel input E |
F | 11 | I | Parallel input F |
G | 12 | I | Parallel input G |
QH | 13 | I | Serial output |
H | 14 | I | Parallel input H |
SH/LD | 15 | I | Enable shifting when input is high, enable loading data when input is low |
VCC | 16 | P | Positive supply |
Thermal Pad(2) | — | The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply. |