SGES002E April 2003 – August 2020 SN74LVC1G125-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
The SN74LVC1G125-Q1 device contains one buffer gate device with output enable control and performs the Boolean function Y = A. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.