• Menu
  • Product
  • Email
  • PDF
  • Order now

  • SN74LXCH1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation, 3-State Ouputs, and Bus-Hold Inputs

    • SCES939 April   2022 SN74LXCH1T45

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • SN74LXCH1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation, 3-State Ouputs, and Bus-Hold Inputs
  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  Switching Characteristics, VCCA = 1.2 ± 0.1 V
    7. 6.7  Switching Characteristics, VCCA = 1.5 ± 0.1 V
    8. 6.8  Switching Characteristics, VCCA = 1.8 ± 0.15 V
    9. 6.9  Switching Characteristics, VCCA = 2.5 ± 0.2 V
    10. 6.10 Switching Characteristics, VCCA = 3.3 ± 0.3 V
    11. 6.11 Switching Characteristics, VCCA = 5.0 ± 0.5 V
    12. 6.12 Switching Characteristics: Tsk, TMAX
    13. 6.13 Operating Characteristics
    14. 6.14 Typical Characteristics
  7. 7 Parameter Measurement Information
    1. 7.1 Load Circuit and Voltage Waveforms
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  CMOS Schmitt-Trigger Inputs
        1. 8.3.1.1 Control Inputs with Integrated Static Pull-Down Resistors
      2. 8.3.2  Balanced High-Drive CMOS Push-Pull Outputs
      3. 8.3.3  Partial Power Down (Ioff)
      4. 8.3.4  VCC Isolation and VCC Disconnect
      5. 8.3.5  Over-Voltage Tolerant Inputs
      6. 8.3.6  Glitch-Free Power Supply Sequencing
      7. 8.3.7  Negative Clamping Diodes
      8. 8.3.8  Fully Configurable Dual-Rail Design
      9. 8.3.9  Supports High-Speed Translation
      10. 8.3.10 Bus-Hold Data Inputs
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Enable Times
    3. 9.3 Typical Application
      1. 9.3.1 Design Requirements
      2. 9.3.2 Detailed Design Procedure
      3. 9.3.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
  14. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • DRY|6
    • MPDS221F
  • DCK|6
    • MPDS114F
  • DTQ|6
    • MUSS003A
Thermal pad, mechanical data (Package|Pins)
  • DRY|6
    • QFND138E
Orderable Information
  • sces939_oa
  • sces939_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

SN74LXCH1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation, 3-State Ouputs, and Bus-Hold Inputs

1 Features

  • Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
  • Robust, glitch-free power supply sequencing
  • Up to 420-Mbps support for 3.3 V to 5.0 V
  • Bus hold on data inputs eliminates the need for external pull-up and pull-down resistors
  • Schmitt-trigger control inputs allow for slow or noisy inputs
  • Control inputs with integrated static pull-down resistors allow for floating control inputs
  • High drive strength (up to 32 mA at 5 V)
  • Low power consumption
    • 3-µA maximum (25°C)
    • 6-µA maximum (–40°C to 125°C)
  • VCC isolation and VCC disconnect feature
    • If either VCC supply is < 100 mV all I/O's become high-impedance
    • Ioff-float supports VCC disconnect operation
  • Ioff supports partial-power-down mode operation
  • Compatible with LVC family level shifters
  • Control logic (DIR) are referenced to VCCA
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 4000-V human-body model
    • 1000-V charged-device model

2 Applications

  • Eliminate slow or noisy input signals
  • Driving indicator LEDs or buzzers
  • Debouncing a mechanical switch
  • General purpose I/O level shifting

3 Description

The SN74LXCH1T45 is an 1-bit, dual-supply noninverting bidirectional voltage level translation device with bus-hold circuitry. The I/O pin A and control pin (DIR) are referenced to VCCA logic levels, and the I/O pin B is referenced to VCCB logic levels. The A pin is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A. See Device Functional Modes for a summary of the operation of the control logic.

Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
SN74LXCH1T45 SC70 (DCK) (6) 2.00 mm × 1.25 mm
SON (DRY) (6) 1.45 mm × 1.00 mm
X2SON (DTQ) (6) 1.00 mm × 0.80 mm
(1) For all available packages, see the orderable addendum at the end of the data sheet.
Functional Block Diagram

4 Revision History

DATE REVISION NOTES
April 2022 * Initial Release

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale