Menu
Product
Email
PDF
Order now
SN74LXCH8T245 8-bit Translating Transceiver with Configurable Level Shifting
SCES917B
December 2019 – March 2021
SN74LXCH8T245
PRODUCTION DATA
CONTENTS
SEARCH
SN74LXCH8T245 8-bit Translating Transceiver with Configurable Level Shifting
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Switching Characteristics, VCCA = 1.2 ± 0.1 V
6.7
Switching Characteristics, VCCA = 1.5 ± 0.1 V
6.8
Switching Characteristics, VCCA = 1.8 ± 0.15 V
6.9
Switching Characteristics, VCCA = 2.5 ± 0.2 V
6.10
Switching Characteristics, VCCA = 3.3 ± 0.3 V
6.11
Switching Characteristics, VCCA = 5.0 ± 0.5 V
6.12
Switching Characteristics: Tsk, TMAX
6.13
Operating Characteristics
6.14
Typical Characteristics
7
Parameter Measurement Information
7.1
Load Circuit and Voltage Waveforms
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
CMOS Schmitt-Trigger Inputs with Integrated Pulldowns
8.3.1.1
Control Inputs with Integrated Static Pull-Down Resistors
8.3.2
Balanced High-Drive CMOS Push-Pull Outputs
8.3.3
Partial Power Down (Ioff)
8.3.4
VCC Isolation and VCC Disconnect
8.3.5
Over-Voltage Tolerant Inputs
8.3.6
Glitch-Free Power Supply Sequencing
8.3.7
Negative Clamping Diodes
8.3.8
Fully Configurable Dual-Rail Design
8.3.9
Supports High-Speed Translation
8.3.10
Bus-Hold Data Inputs
8.4
Device Functional Modes
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.3
Application Curve
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Documentation Support
12.1.1
Related Documentation
12.2
Receiving Notification of Documentation Updates
12.3
Support Resources
12.4
Trademarks
12.5
Electrostatic Discharge Caution
12.6
Glossary
13
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
パッケージ・オプション
メカニカル・データ(パッケージ|ピン)
RHL|24
MPQF163J
PW|24
MPDS363A
サーマルパッド・メカニカル・データ
発注情報
sces917b_oa
sces917b_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content
DATA SHEET
SN74LXCH8T245 8-bit Translating Transceiver with Configurable Level Shifting
1
Features
Fully Configurable Dual-Rail Design Allows Each Port to Operate from 1.1 V to 5.5 V
Robust, Glitch-Free Power Supply Sequencing
Up to 420-Mbps Support for 3.3 V to 5.0 V
Bus Hold
on Data Inputs Eliminates the Need for External Pull-Up and Pull-Down Resistors
Schmitt-Trigger Control Inputs Allow for Slow or Noisy Inputs
Control Inputs with Integrated Static Pull-Down Resistors
Allow for Floating Control Inputs
High Drive Strength (up to 32 mA at 5 V)
Low Power Consumption
4-µA Maximum (25°C)
12-µA Maximum (–40°C to 125°C)
V
CC
Isolation and V
CC
Disconnect
feature
If Either V
CC
Supply is < 100 mV All I/O's Become High-Impedance
I
off-float
Supports V
CC
Disconnect Operation
I
off
Supports Partial-Power-Down Mode Operation
Compatible with LVC Family Level Shifters
Control Logic (DIR and
OE
) are Referenced to V
CCA
Operating Temperature from –40°C to +125°C
Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
ESD Protection Exceeds JESD 22
4000-V Human-Body Model
1000-V Charged-Device Model
2
Applications
Eliminate Slow or Noisy Input Signals
Driving Indicator LEDs or Buzzers
Debouncing a Mechanical Switch
General Purpose I/O Level Shifting
Push-Pull Level Shifting (UART, SPI, JTAG, and so forth.)