• Menu
  • Product
  • Email
  • PDF
  • Order now

  • TAS576xM 2x50-W/4-Ω PurePath Smart Amp

    • SLAS965D September   2013  – October 2018 TAS5766M , TAS5768M

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • TAS576xM 2x50-W/4-Ω PurePath Smart Amp
  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      Smart Amplifier Overview
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 AC Electrical Characteristics
    7. 6.7 Electrical Characteristics
    8. 6.8 Timing Requirements - I2C Bus Timing
    9. 6.9 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Smart SOA
      2. 7.3.2 Smart BASS
      3. 7.3.3 Smart Protection
      4. 7.3.4 Implementing a Real World Design
      5. 7.3.5 Modulation Schemes
        1. 7.3.5.1 BD-Modulation
        2. 7.3.5.2 1SPW-Modulation
    4. 7.4 Device Functional Modes
      1. 7.4.1 Device Protection System
        1. 7.4.1.1 Over Current Protection
        2. 7.4.1.2 Thermal Protection
        3. 7.4.1.3 DC Protection
      2. 7.4.2 Reset and System Clock Functions
        1. 7.4.2.1 Power-On Reset Function
        2. 7.4.2.2 System Clock Input
      3. 7.4.3 System Clock PLL Mode
      4. 7.4.4 Clock Generation and PLL
      5. 7.4.5 PLL Calculation
      6. 7.4.6 Audio Data Interface
        1. 7.4.6.1 Audio Serial Interface
        2. 7.4.6.2 PCM Audio Data Formats and Timing
      7. 7.4.7 TAS576xM Audio Processing Options
        1. 7.4.7.1  Overview
        2. 7.4.7.2  miniDSP Instruction Register
        3. 7.4.7.3  Digital Output
        4. 7.4.7.4  Software
        5. 7.4.7.5  Process Flow
        6. 7.4.7.6  Zero Data Detect
        7. 7.4.7.7  Power Save Modes
        8. 7.4.7.8  XSMT Pin (Soft Mute/Soft Un-Mute)
        9. 7.4.7.9  External Power Sense Undervoltage Protection Mode
        10. 7.4.7.10 Recommended Power Down Sequence
          1. 7.4.7.10.1 XSMT = 0
          2. 7.4.7.10.2 Clock Error Detect
          3. 7.4.7.10.3 Planned Shutdown
    5. 7.5 Programming
      1. 7.5.1 I2C Interface and Slave Address
      2. 7.5.2 Slave Address
      3. 7.5.3 Register Address Auto-Increment Mode
      4. 7.5.4 Packet Protocol
        1. Table 18. Read / Write Operation – Basic I2C Framework
      5. 7.5.5 Write Register
        1. Table 19. Write Operation
        2. 7.5.5.1   Read Register
          1. Table 20. Read Operation
    6. 7.6 Register Maps
  8. 8 Applications and Implementation
    1. 8.1 Application Information
      1. 8.1.1 External Component Selection Criteria
      2. 8.1.2 Component Selection Impact on Board Layout, Component Placement, and Trace Routing
      3. 8.1.3 Amplifier Output Filtering
    2. 8.2 Typical Applications
      1. 8.2.1 Stereo Application
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Gain Setting and Output Switch Frequency
          2. 8.2.1.2.2 Gain Setting and Supply Voltage
          3. 8.2.1.2.3 DAC to AMP AC Coupling
          4. 8.2.1.2.4 Bootstrap Capacitors
        3. 8.2.1.3 BTL Application Curves
      2. 8.2.2 Mono/PBTL Application
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 PBTL Application Curves
      3. 8.2.3 QFN BTL Application Diagram
        1. 8.2.3.1 Design Requirements
  9. 9 Power Supply Recommendations
    1. 9.1 AVDD, DVDD, CPVDD Supply
    2. 9.2 GVDD Supply
    3. 9.3 PVCC, AVCC Power Supply
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Examples
  11. 11Register Map Information
    1. 11.1 Detailed Register Map Descriptions
      1. 11.1.1 Register Map Summary
      2. 11.1.2 Page 0 Registers
        1. 11.1.2.1  Page 0 / Register 1 (Hex 0x01)
        2. 11.1.2.2  Page 0 / Register 2 (Hex 0x02)
        3. 11.1.2.3  Page 0 / Register 3 (Hex 0x03)
        4. 11.1.2.4  Page 0 / Register 4 (Hex 0x04)
        5. 11.1.2.5  Page 0 / Register 7 (Hex 0x07)
        6. 11.1.2.6  Page 0 / Register 8 (Hex 0x08)
        7. 11.1.2.7  Page 0 / Register 9 (Hex 0x09)
        8. 11.1.2.8  Page 0 / Register 10 (Hex 0x0A)
        9. 11.1.2.9  Page 0 / Register 12 (Hex 0x0C)
        10. 11.1.2.10 Page 0 / Register 13 (Hex 0x0D)
        11. 11.1.2.11 Page 0 / Register 20 (Hex 0x14)
        12. 11.1.2.12 Page 0 / Register 21 (Hex 0x15)
        13. 11.1.2.13 Page 0 / Register 22 (Hex 0x16)
        14. 11.1.2.14 Page 0 / Register 23 (Hex 0x17)
        15. 11.1.2.15 Page 0 / Register 24 (Hex 0x18)
        16. 11.1.2.16 Page 0 / Register 27 (Hex 0x1B)
        17. 11.1.2.17 Page 0 / Register 28 (Hex 0x1C)
        18. 11.1.2.18 Page 0 / Register 29 (Hex 0x1D)
        19. 11.1.2.19 Page 0 / Register 30 (Hex 0x1E)
        20. 11.1.2.20 Page 0 / Register 32 (Hex 0x20)
        21. 11.1.2.21 Page 0 / Register 33 (Hex 0x21)
        22. 11.1.2.22 Page 0 / Register 34 (Hex 0x22)
        23. 11.1.2.23 Page 0 / Register 35 (Hex 0x23)
        24. 11.1.2.24 Page 0 / Register 36 (Hex 0x24)
        25. 11.1.2.25 Page 0 / Register 37 (Hex 0x25)
        26. 11.1.2.26 Page 0 / Register 40 (Hex 0x28)
        27. 11.1.2.27 Page 0 / Register 41 (Hex 0x29)
        28. 11.1.2.28 Page 0 / Register 42 (Hex 0x2A)
        29. 11.1.2.29 Page 0 / Register 43 (Hex 0x2B)
        30. 11.1.2.30 Page 0 / Register 44 (Hex 0x2C)
        31. 11.1.2.31 Page 0 / Register 59 (Hex 0x3B)
        32. 11.1.2.32 Page 0 / Register 65 (Hex 0x41)
        33. 11.1.2.33 Page 0 / Register 66 (Hex 0x42)
        34. 11.1.2.34 Page 0 / Register 82 (Hex 0x52)
        35. 11.1.2.35 Page 0 / Register 83 (Hex 0x53)
        36. 11.1.2.36 Page 0 / Register 84 (Hex 0x54)
        37. 11.1.2.37 Page 0 / Register 85 (Hex 0x55)
        38. 11.1.2.38 Page 0 / Register 86 (Hex 0x56)
        39. 11.1.2.39 Page 0 / Register 87 (Hex 0x57)
        40. 11.1.2.40 Page 0 / Register 90 (Hex 0x5A)
        41. 11.1.2.41 Page 0 / Register 91 (Hex 0x5B)
        42. 11.1.2.42 Page 0 / Register 92 (Hex 0x5C)
        43. 11.1.2.43 Page 0 / Register 93 (Hex 0x5D)
        44. 11.1.2.44 Page 0 / Register 94 (Hex 0x5E)
        45. 11.1.2.45 Page 0 / Register 95 (Hex 0x5F)
        46. 11.1.2.46 Page 0 / Register 108 (Hex 0x6C)
        47. 11.1.2.47 Page 0 / Register 118 (Hex 0x76)
        48. 11.1.2.48 Page 0 / Register 119 (Hex 0x77)
        49. 11.1.2.49 Page 0 / Register 120 (Hex 0x78)
        50. 11.1.2.50 Page 0 / Register 121 (Hex 0x79)
      3. 11.1.3 Page 1 Registers
        1. 11.1.3.1 Page 1 / Register 2 (Hex 0x02)
        2. 11.1.3.2 Page 1 / Register 5 (Hex 0x05)
        3. 11.1.3.3 Page 1 / Register 6 (Hex 0x06)
        4. 11.1.3.4 Page 1 / Register 7 (Hex 0x07)
        5. 11.1.3.5 Page 1 / Register 8 (Hex 0x08)
      4. 11.1.4 Page 44 Registers
        1. 11.1.4.1 Page 44 / Register 1 (Hex 0x01)
  12. 12Device and Documentation Support
    1. 12.1 Related Links
    2. 12.2 Trademarks
    3. 12.3 Electrostatic Discharge Caution
    4. 12.4 Glossary
  13. 13Mechanical, Packaging, and Orderable Information
  14. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • RMT|48
    • MPQF399A
  • DCA|48
    • MPDS044E
Thermal pad, mechanical data (Package|Pins)
  • DCA|48
    • PPTD218D
Orderable Information
  • slas965d_oa
  • slas965d_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

TAS576xM 2x50-W/4-Ω PurePath Smart Amp

1 Features

  • PurePath Smart Amp:
    • Optimizes and Protects Dynamic Loudspeakers
    • Bass Q-compensation and Frequency Extension: More Loudness, Bass Enhancement, Better Clarity and Higher Fidelity.
    • Thermal and Excursion Limitation.
  • Stereo Class-D Amplifier With:
    • Wide Power Supply Range: 4.5 V –26.4 V
    • Wide Load Range: 2 Ω – 8 Ω;
    • High output current: 2x 7.5 A
    • Peak output power 2x 50 W/4 Ω
    • Continuous Power: 2x 20 W w/o heat sink
    • Click and Pop free: Power, Mute and Standby ON/OFF
    • Low Output Noise: <60 µVrms at 12 V-supply, <90 µVrms at 24-V supply
    • Low THD+N: <0.02% at 1 W/4 Ω, 1 kHz
    • Thermal, Over-Current and Short-Circuit Protected
  • Configurable Digital Audio Processor.
    • Down Mixing and Custom EQ with 10 BiQuads
  • Digital Audio Interface: I2S or TDM input w.
    • 44.1 kHz and 48 kHz FS
    • Configurable Digital Output
  • Multisegment DAC with Excellent Jitter Suppression
  • Integrated High-Performance Audio PLL
  • I2C control
  • 48-pin PowerPAD™ HTSSOP or VQFN Package

2 Applications

  • Audio Docks
  • Soundbars
  • Laptops
  • All-In-One Computers
  • Digital TVs

3 Description

The TAS576xM PurePath Smart Amp enhance the bass, sound fidelity and provide more loudness and at the same time drive a speaker to its thermal and mechanical limits.

The TAS576xM contains two BTL class-D amplifiers – with up to 2x50W peak into 4Ω. The amplifier is thermally designed to fit with the typical speaker so it can handle high peaks for the time it takes the speaker voice-coil to heat up, and then it lowers the average power to safe limits.

The wide supply range of 4.5 V to 26.4 V enables the use of a wide range of different power supply options from 2-cell Li-Ion batteries to fixed 24 V supply.

TI's PurePath Smart Amp technology allow speakers to be driven with more peak power than their average power rating, without fear of damage to the speaker through over excursion or thermal-overload.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)
TAS5766M HTSSOP (48) 12.50 mm × 6.10 mm
VQFN (48) 7.00 mm × 5.00 mm
TAS5768M
  1. For all available packages, see the orderable addendum at the end of the datasheet.

Device Images

Smart Amplifier Overview

TAS5766M TAS5768M TAS5766M_SLAS965_fig2.gif

4 Revision History

Changes from C Revision (September 2014) to D Revision

  • Added paragraph to clarify the 3-wire mode of I2S operationGo

Changes from B Revision (September 2014) to C Revision

  • Added NOTE and additional descriptive text to Applications and Implementation section. Go
  • Moved Detailed Register Map Descriptions section Go

Changes from A Revision (June 2014) to B Revision

  • Added descriptions for CDST[5] through CDST[0] in Register 94 (Hex 0x5E); and changed Bit 6 description from CDST[6:0] to CDST[6].Go

Changes from * Revision (September 2013) to A Revision

  • Revised data sheet to new format; added Device Information table to first page.Go
  • Added TAS5768M device Go
  • Added RMT package option Go

5 Pin Configuration and Functions

RMT Package
48-Pin VQFN
Top View
TAS5766M TAS5768M RMT.gif
DCA Package
48-Pin HTSSOP
Top View
TAS5766M TAS5768M DCA_PINOUT.gif

Pin Functions

SYMBOL HTTSOP
PIN No.		 VQFN
PIN No.		 TYPE(1) DESCRIPTION
ADR1 26 45 I LSB address select bit for I2C
ADR2 20 39 I 2nd LSB address select bit for I2C
AVCC 41 12 PI Analog Supply – connect to PVCC
AVDD 14 33 PI Analog Supply
BCLK 23 42 I Audio data bit clock input
BSNL 48 19 BST Boot strap negative Left channel output, connect to 220 nF X7R ceramic cap to OUTNL
BSNR 1 20 BST Boot strap negative Right channel output, connect to 220 nF X7R ceramic cap to OUTNR
BSPL 44 17 BST Boot strap positive Left channel output, connect to 220 nF X7R ceramic cap to OUTPL
BSPR 5 22 BST Boot strap positive Right channel output, connect to 220 nF X7R ceramic cap to OUTPR
CAPM 34 5 Charge pump flying capacitor pin for negative rail
CAPP 32 3 Charge pump flying capacitor pin for positive rail
CPVDD 31 2 PI Charge pump power supply, 3.3 V
DACL 36 7 O Analog output from DAC left channel, ground centered
DACR 13 32 O Analog output from DAC Right channel, ground centered
DIN 24 43 I Audio data input
DVDD 30 1 PI Digital power supply, 3. 3 V
FAULT 40 11 OD General fault reporting, Open Drain, High = normal operation, Low = fault condition
GAIN/FSW 9 28 I Sets power stage Gain and selects output switching frequency
GND 3, 10, 15, 29, 33, 39, 46 4, 10, 14, 15, 24, 25, 29, 34, 48 G Ground
GPIO1 18 37 I/O General purpose digital input and output port
GPIO2 19 38 I/O General purpose digital input and output port
GPIO3 21 40 I/O General purpose digital input and output port
GVDD 8 27 PBY Internal Gate drive supply, connect 1uF to GND
INNL 38 9 I Negative audio input for Left channel. Internally biased at 3 V
INNR 11 30 I Negative audio input for Right channel. Internally biased at 3 V
INPL 37 8 I Positive audio input for Left channel. Internally biased at 3 V
INPR 12 31 I Positive audio input for Right channel. Internally biased at 3 V
LDOO 28 47 PBY Internal logic supply rail pin for decoupling, 1.8 V, connect 1 µF to GND
LRCLK 25 44 I Audio data word clock input
OUTNL 47 18 PO Negative Left channel output
OUTNR 2 21 PO Negative Right channel output
OUTPL 45 16 PO Positive Left channel output
OUTPR 4 23 PO Positive Right channel output
PVCC 6, 7, 42, 43 13, 26 PI 4.5-V to 26.4-V Power supply
SCL 17 36 I Input clock for I2C
SCLK 22 41 I System clock input (also referred to as master clock input)
SDA 16 35 I/O Input data for I2C
Thermal pad 49 49 G Connect Thermal Pad to Ground
VNEG 35 6 PO Negative charge pump rail pin for decoupling –3.3 V
XSMT/UVP 27 46 I Soft mute control : Soft mute (Low) / soft un-mute (High)
(1) TYPE: BST=Boot Strap, PO=Power Output, G = General Ground, I= Input, O= Output, I/O = Input or Output, , PBY=Power Bypass, , PI=Power Input,.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale